1331 1.5534

A STUDY OF THE JPL MARK I

N66-1422	23
(ACCESSION NUN BER)	(THPU)
/04	
(PAGES)	(CODE)
	C7
INASA CRIOR THE OR AS NUMBER!	CATEGORY

NOVEMBER 1965

GPO PRICE \$	
CFSTI PRICE(S) \$ _	
	// / ^
Hard copy (HC)	4,00
Microfiche (MF)	. 75

653 July 65

NASA -

GODDARD SPACE FLIGHT CENTER GREENBELT, MARYLAND

A STUDY OF THE JPI MARK 1 RANGING SUBSYSTEM

* .

いっていいのはははないないのであるとうでしていましているというというできると

by
S. Levine
M. L. Spafford
H. W. Shaffer and R. T. Tagler

November 1965

GODDA'.D SPACE FLIGHT CENTER Greenbelt, Maryland

CONTENTS

		Page
Sumr	nary	. v
1.0	Introduction	. 1
2.0	The Mark 1 Ranging Concept	. 1
3.0	The Ranging System	. 4
	3.1 The Transmitter	
	3.2 The Spacecraft Transponder	
	3.3 The Ground Receiver	
	3.4 The Doppler Extractor	
	3.5 The Mark 1 Ranging Subsystem	
	3.5.1 The Range Clock Receiver	
	3.5.2 The Code Transfer Loop	
4.0	Digital Portion of the Ranging System	. 12
	4.1 The Transmitter Coder	. 14
	4.2 The Receiver Coder	. 16
	4.3 The Timer	. 21
	4.4 The Program Unit	. 22
	4.5 The Acquisition Unit	. 24
	4.5.1 The Correlation Level Detector	. 25
	4.5.2 The High Correlation Level Storage Unit	. 27
	4.5.3 The Shift Position Counter	. 27
	4.5.4 The Shift Position Storage	. 28
	4.5.5 The Code Shift Generator	. 29
	4.6 The Range Tally	. 30
	4.7 The Chinese Number Generator	
	4.8 The Doppler Number Generator	. 31
	4.9 The Modulo Number ± Gate	. 32
	4.10 The Readout Register and Output Buffer	. 33
	4.11 Test Signals	
5.0	The GSFC Study Model	. 35
Appe	endix A. Description of Equivalent Logic Circuits	. 39
	andir D. D. Translation Coloulations	. 45

BLANK PAGE

]	Page
Appendix C.	Logic Card Description	51
Appendix D.	Wiring Charts	57
Appendix E.	Chinese Remainder Theorem	61
Appendix F.	Properties of Pseudo Random Codes	67
Appendix G.	Correlation Mechanics	69

A STUDY OF THE JPL MARK 1 RANGING SUBSYSTEM

by
S. Levine
M. L. Spafford
H. W. Shaffer and R. T. Tagler

SUMMARY

14223

A study of the Mark 1 ranging subsystem was made at the Goddard Space Flight Center (CSFC). This report discusses the system in terms of locally generated flow charts which describe its operation. A brief discussion of the rf components and the spacecraft transponder (as they apply to the ranging system) is included to present a more comprehensive picture of the ranging operation. The report also contains a discussion of basic system considerations: translation equations, the derivation of the Chinese Numbers, and the correlation relationships.

A STUDY OF THE JPL MARK I RANGING SUBSYSTEM

by
S. Levine
M. L. Spafford
H. W. Shaffer and R. T. Tagler

1.0 INTRODUCTION

The Mark 1 ranging subsystem is a special purpose version of the MOD II ranging equipment used by the Jet Propulsion Laboratory (JPL) in their Deep Space Instrumentation Fig. 3 ity (DSIF). This system, which is designed to measure distances unambiguously to 800,000 kilometers, will be installed in the Unified S-band sites for use in the Apollo mission.

A study of the Mark 1 ranging subsystem was made at the Goddard Space Flight Center (GSFC). As part of that study, the digital portion was durlicated to experimentally check some of the theoretical results, and to facilitate the dissemination of operating information to locally interested personnel. This document is primarily intended to describe that portion of the system. A brief discussion of the rf components and the spacecraft transponder, as they apply to the ranging system, is included to present a more comprehensive picture of the ranging operation.

The interpretive studies, the flow charts, the discussion of system operation, and the rf translation equations presented in this document were generated at GSFC. Incommation included to describe the system concept, the correlation relationships, and the Chinese Remainder Theorem was taken from the Reports and Research Summaries published by JPL, and standard text books.

2.0 THE MARK 1 RANGING CONCEPT

The Mark 1 ranging system uses a pseudo-random code as a ranging signal to measure distance unambiguously to more than 800,000 kilometers. The code, created by a boolean combination of four subcodes and a two bit clock signal, operates at a 1 mc bit rate to produce a pseudo-random sequence with a period of 5,456,682 microseconds.

The distance to the spacecraft is determined by measuring the phase displacement of the received code-clock combination with respect to the transmitted code-clock combination. This displacement is composed of a discrete number

BLANK PAGE

of code bits, plus a small sub-bit interval which reflects the phase difference between the transmitted and received clock signals.*

The discrete bit displacement is measured by the introduction of a 'uplicate code generator (called the receiver coder) which is shifted bit by bit from a coincidence with the transmitter code to a coincidence with the received code. The coincidence with the received code is determined by standard correlation techniques. The number of shifts required to achieve this code correlation is recorded in a range tally. The measurement itself takes place in the following three step process:†

Step 1. Initial Conditions

The receiver coder is driven by the transmitter clock and slaved to the transmitter coder. The transmitted carrier is phase modulated by the transmitter clock only. This signal is propagated to the spacecraft and returned to the tracking equipment to provide the received clock signal, which is coherently detected in a phase locked filter.

Step 2. Establishment of Phase Displacement

The transmitted carrier is phase modulated by the code-clock signal. This is propagated to the spacecraft and ceturned to provide the received order clock signal. When a range measurement is to be made, the receiver or assumes its normal input logic, and the clock arrive is transferred to that of a received clock. Since both the received code and the receiver coder are now introlled by the same clock, the bit displacement between them will remain the zen and can be measured by using time averaging or correlation technique. The incremental phase shift introduced by shifting the clock drive with a bunted for in the doppler measurement to be described below.

Step 3. Acquisition

The receiver coder is delayed in one bit increments until it is synchronized with the received code. This condition is determined by a correlation process

^{*}The 1 megacycle bit rate clock which drives the code generator is actually the clock signal multiplied by two. For convenience, he incremental phase shift between the received and generated codes is expressed in terms of this two bit clock.

[†]The components and a detailed discussion of the implementation of the processes referred to in this section will be given under their appropriate headings as they occur in the text.

in the range clock receiver in which the output of the receiver coder is added modulo two (+) to the received code clock signal. Each one bit delay of the receiver coder is equivalent to a one bit transit time delay, and therefore to a discrete distance interval (reminally 150 meters in range).

The distance traveled by the spacecraft during the time consuming acquisition process is determined by an integration of the doppler on the received clock. Since the reference for this doppler signal is the transmitted clock, this integration process automatically includes the small shift incurred in step two of the above process. After the range to the spacecraft has been determined in this manner, it is updated by an integration of the UHF doppler for finer resolution. The UHF doppler is defined as the doppler on 1/4 of the carrier frequency.

All distance measurements reflected by the shifting of the receiver coder, and the integration of the clock and UHF doppler signals are recorded in a range tally in terms of range units. The range unit, which is the smallest increment that can be tallied, is defined as one of doppler interval (i.e., 4 UHF doppler periods). Proper weighing is made to account for the differences in distance represented by a one bit shift of the code, and the clock and UHF doppler periods. Thus:

4 UHF doppler periods = 1 RU 1 Clock doppler period = 288 RU 1 Code bit shift = 144 RU

The ranging code is composed of four subcodes which have been selected and combined in a manner that allows the overall code to be acquired serially, one subcode at a time (See Appendix F). This arrangement reduces the maximum number of shars needed in the acquisition process from 2,728,341 to 232 (the sum of the four subcode lengths). In this method, a one bit shift of any of the subcodes is equivalent to a multibit shift of the overall code. The multibit shift that occurs for a one bit shift in any of the subcodes has been determined using the Chinese Number Theorem (See Appendix E) so that the proper number of shifts could be accounted for in the range tally. As discussed in Appendices F and G a fully correlated subcode does not give a full correlation indication, due to the method chosen for code combination. The uncorrelated and correlated indications obtained during the acquisition process are given in Appendix G. The serial acquisition process requires one reset and seven distinct acquisition steps called program states. These steps are given below:

State

Operation Performed

Reset Transmit transmitter clock only, and lock up the range clock receiver. Transmit code-clock combination.

- 1. Connect the input of the code clock transfer loop to the transmitter coder clock. (The output of the loop drives the receiver coder.)
- 2. Synchronize the transmitter and receiver coders. Reset the range tally to zero. Connect the code clock transfer loop to the received clock. Start the integration of the clock doppler signal.
- 3. Send the \overline{X} A portion of the receiver coder to the range clock receiver. Shift the X code only and acquire the X subcode components.
- 4. Send the \overline{X} A portion of the receiver coder to the range clock receiver. Shift the A code only and acquire the A subcode components.
- Send the \overline{X} B portion of the receiver code: to the range clock receiver. Shift the B code only and acquire the B subcode components.
- 6. Send the X C portion of the receiver coder to the range clock receiver. Shift the C code only and acquire the C subcode components.
- 7. Send the total receiver coder output to the range clock receiver. Enable the range readout of the tally, and switch the doppler integration from the clock doppler to the UHF doppler for tallying.

3.0 THE RANGING SYSTEM

TO THE A PART OF THE PART OF T

The ranging portion of the Unified S band equipment determines the position of the spacecraft with respect to the tracking station. Distance is determined by the Mark I ranging subsystem. The range rate (or radial velocity) is derived from a measurement of the two way doppler on 1/4 of the carrier frequency by the doppler extractor. The spacecraft angular position is determined by the antenna angular reading.

The simplified block diagram given in Figure 1 shows that this portion is made up of a transmitter, a spacecraft transponder, a ground receiver, a doppler extractor and the Mark 1 ranging subsystem. The ranging signal, which is produced by the ranging subsystem is modulated on the transmitted carrier, and propagated to the spacecraft. The spacecraft transponder demodulates the signal to baseband, and remodulates it on the down link carrier frequency. The received ranging signal is demodulated from the received carrier by the ground receiver, and passed into the ranging subsystem to determine the distance. The ground receiver also provides an output signal which is phase coherent to that of the received carrier. This signal along with a sample of the signal being transmitted is fed into the doppler extractor which provides the range rate, or doppler information.




Figure 1. Block Diagram of Apollo Ranging Subsystem

It should be noted that the transmitter, the transponder and the ground receiver are also used by the non-ranging portions of the Unified S-band system. The angle measuring equipment is not shown.

3.1 The Transmitter

The transmitter is composed of an ultra-stable frequency source, a modulator, an exciter, and a power amplifier. Since this unit does not make any contribution to the ranging operation, a detailed description of its operation is not needed, nor included.

3.2 The Spacecraft Transponder

A simplified block diagram of the portion of the transponder which is utilized in the ranging process is shown in Figure 2. The rf signal which enters the transponder through a preselector is fed into a mixer preamplifier combination which translates the rf carrier to IF frequencies of 47 and 9.5 mc. The mixing frequencies used in this process are derived by multiplying the output of the carrier locked VCO by 108 and by 2 as needed. The output is passed through the 9.5 mc IF amplifier to the modulation phase detector, where it is mixed with the output of the same carrier tracking VCO divided by two. The output of this detector, which contains the ranging signal, is passed through a wideband filter and phase modulated on a signal obtained by multiplying the carrier locked VCO output by four. The output of the phase modulator is then multiplied in frequency by 30 for retransmission to the tracking station. The 9.5 mc output of the mixer preamplifier combination is also passed through a narrow band filter to provide the input signal to the phase locked loop which controls the VCO frequency.

Since wide band filtering must be employed to preserve the ranging signal, the up data or up voice subcrriers which may be phase modulated on the received rf signal will be retransmitted along with the ranging signal. The relationships that result from the spacecraft and ground frequency mixing and translation processes are given in Appendix B.

3.3 The Ground Receiver

and the second s

The ground receiver coherently recovers the received ranging signal for the Mark 1 subsystem; and provides a signal which is phase coherent with the received carrier for the doppler extractor. A block diagram of the unit is given in Figure 3.

The received S band signal, taken from the output of the parameteric amplifier, is fed to the first mixer and mixed with a signal derived from the carrier tracking loop VCO multiplied by 96. The output of this mixer (at a center frequency of 50 mc) is passed through a 50 mc IF amplifier and then mixed with 60 mc (derived by tripling the output of a 20 mc reference oscillator) to produce a 10 mc output signal. The output of this mixer is then passed through two 10 mc




Figure 2. Black Diagram of Ranging Portion of Spacecraft Transponder




Figure 3, Block Diagram of Ground Receiver

The second control of the second

IF amplifiers in series. The output of the first (or broad band) amplifier contains the received ranging signal which is fed to the range clock receiver. The output of the second (or narrow band) amplifier is fed into a phase detector where, by comparing it with a 10 mc signal (derived from the same 20 mc reference oscillator) an output is obtained which is used to control the frequency and phase of the carrier loop VCO. Once the carrier loop is locked, the output of the VCO (when multiplied by three) provides the received S band carrier signal which is fed to the doppler extractor. As shown in Appendix B, any drift in the reference frequency oscillator does not effect the doppler signal.

3.4 The Doppler Extractor

The doppler extractor compares the frequency of the received carrier with that of the transmitted frequency, to derive the two way doppler on the carrier. This signal, superimposed on a 1 mc bias signal, provides the range rate output of the system. The bias frequency both eliminates the ambiguity caused by the doppler transition through zero frequency, and alleviates the problems of hardling very low doppler frequencies. One fourth of the two way carrier doppler is also derived and passed through quadrature phase detectors to provide the UHF doppler signal required by the Mark 1 ranging subsystem. A block diagram of the extractor is given in Figure 4. A discussion of the mixing and multiplication operation is given in Appendix B.

3.5 The Mark 1 Ranging Subsystem

Ż

The subsystem is composed of a transmitter coder, a receiver coder, a code clock transfer loop, a clock doppler extractor, an automatic acquisition and programming unit, a range tally and a readout register. Its operation can be followed with the aid of the block diagram given in Figure 5. The transmitter coder produces the ranging signal which phase modulates the transmitted carrier. This signal is propagated to the spacecraft and back to the ground receiver, which demodulates the ranging signal from the receiver carrier. The ranging signal is fed to the range clock receiver, where it is mixed with the output of the receiver coder (controlled by the automatic Acquisition and Programming Unit) to recover the clock signal. The amplitude of the receivered clock signal reflects the degree of alignment between the received ranging signal and the receiver coder, and is used as the correlation indication for the acquisition circuitry. A local representation of the clock signal is taken from the VCO of the range clock receiver and fed to the code clock transfer loop*.

^{*}During the synchronization process, the input to the code clock transfer loop is taken from the transmitted clock signal.





Figure 4. Block Diagram of the Doppler Extractor

.



. .

Figure 5. Block Dirgram of Mark 1 Ranging System

The clock drive to the receiver coder is obtained by doubling the frequency output of the code clock transfer loop. The output of the code clock transfer loop is also phase compared with the transmitted clock to obtain the clock doppler signal. The range equivalent of the delay that must be inserted into the receiver coder by the acquisition circuitry as well as each cycle of clock (and later UHF) doppler are recorded in the range tally to indicate the range to the spacecraft. The resultant range measurement is fed into the readout register for sampling by the data processor.

3.5.1 The Range Clock Receiver—The range clock receiver is designed to extract the clock from the received ranging signal, and to furnish a correlation voltage which is a function of the alignment between the received code (Steps 3, 4, 5 and 6) and the subcode being acquired. The block diagram given in Figure 6, shows that it is composed of three basic parts, namely a balanced detector, a received clock phase locked loop, and a coherent amplitude detector.

The balanced detector is basically a comparison circuit in which the received code clock combination is compared with the local subcode being acquired to recover a representative clock signal. For better resolution, these signals are phase modulated on a 10 mc carrier. The balanced detector is designed to provide a full clock output only when the individual bits of t two codes are in phase. Therefore, the amplitude of the clock component is an abrupt inc. sase when the code is synchronized. The output of letector is passed through a narrow band amplifier and used to control the frequency and phase of the received clock phase locked loop. The amplitude of the clock component is detected in a coherent amplitude detector, to provide an indication of correlation, or match, between the received and locally generated codes. The output of the VCO is also fed to the code clock transfer loop as a locally generated received clock signal.

3.5.2 The Code Clock Transfer Loop—The code clock transfer loop is locked to either the transmitted clock or the output of the range clock receiver loop VCO (or received clock) depending on the program state of the system. There are two outputs. One which is passed through a frequency doubler and used to drive the receiver coder, and one which provides the quadrature clock doppler signals (i.e. clock doppler 0 degree and clock doppler 90 degree) to the range tally.

4.0 DIGITAL PORTION OF THE RANGING SYSTEM

The digital portion of the ranging subsystem contains the logic circuitry by which the distance to the spacecraft is determined, updated and fed into the data




Figure 6. Block Diagram of the Range Clock Receiver

processing equipment. It consists of a Transmitter Coder, a Receiver Coder, a Timer, a Program Unit, an Automatic Acquisition Unit, a Number Generator, a Range Tally and a Readout Register. It is fed by the output of the range clock receiver, which supplies the correlation indication; the clock doppler extractor, which supplies the clock doppler signal; and the doppler extractor which supplies the LHF doppler signal. The system can operate in either an automatic or a manual mode. All test signals required to check the operation of the system are generated internally.

Drawing No. 1* shows the interrelationships and the signals that flow among the various units of the system. A pictorial presentation showing the equivalent logic for each of the individual units is given in Drawings 2 through 10 inclusive. An explanation of the conventions used in compiling these logic diagrams is given in Appendix A. A detailed discussion of the actual design and implementation of these units is presented in the succeeding sections of this docume.

There are several places where signals are shown which seem to have no useful purpose. Since this is still an evolving system, this situation is not unexpected. These signals have not been deleted from the diagrams since they are still contained in the actual system.

4.1 Transmitter Coder

The transmitter coder produces the pseudo random ranging code which is phase modulated on the transmitted carrier. It is composed of four subcodes (a, b, c, and x) and a two bit clock signal. These are combined in a boolean manner to produce the X (a·b + b·c + a·c) \bigoplus cl † function which can be acquired serially during the acquisition process. The "a", "b" and "c" subcodes are $2^n - 1$ bits long and are generated in maximum length shift registers; the "x" subcode is 11 bits long and is generated by a direct logic Legendre sequence. The coder can produce either of two code lengths by changing the length of the "b" and "c" subcodes. The normal code length is used for measuring lunar distances. The short code (or normal code) is used for measuring short orbital distances, or for exercising the system. The following chart shows the composition of the two codes.

^{*}For the convenience of the reader, all drawings are presented at the end of the appendices. †This is actually produced as $x \cdot cl + x \cdot [(a \cdot b + b \cdot c + a \cdot c) + cl]$ which is equivalent.

[‡]Whenever a definite selection between two output conditions must be made, the preferred output is called by name, and the alternate is designated as the preferred output (read as preferred output har).

Designation	Length	"a" subcode	"b" subcode	"c" subcode	"x" subcode
Normal Code	5,456,682	31	63	127	11
Short Code	71,610	31	7	15	11

If all n stages of a maximum length shift register happen the in the zero state, when the generator is initially energized, the code can not be generated. When this occurs, an all zero detector inserts a 1 into the delay line to initiate the sequence. This zero set stage is not required by the "x" subcode.

The all 1's condition (i.e. all n stages of the code are in the logical 1 state) is used to define an unique point in the overall code and in each of the subcodes. It has many applications in the system. The output of the "a" subcode all 1's detector provides the 31 microsecond base for the minor and major machine cycles which run the system. The time delay between the occurrence of the all 1's position of the transmitter and receiver coders provides an unofficial station readout of spacecraft distance once acquisition has occurred. In addition, the all 1's position is the only point in the sequence where a one bit shift of the subcodes is possible. The all 1's position is detected at an earlier position in the sequence to allow for the processing delays that must occur between recognition and use in a clocked system.

A flow diagram of the transmitter coder is given in Drawing No. 5. It shows the generating logic, the tapped delay line, the zero start mechanism, the all I's detector and the code length selector for the various subcodes as they apply. The diagram also shows the logic circuitry by which the subcodes are combined to produce the final forms of the transmitter coder output. This consists of the majority function combiner, the code combiner, the clock synchronizer, the cl\(\phi\) code circuit, the squaring amplifier, and the controls required to permit either the clock or cl\(\phi\) code to reach the transmitter modulator. A code only signal which has a 34 microsecond delay time (relative to the actual generating time) is also produced. This signal is \(\phi\) with the output of the receiver coder to produce a pseudo-correlation test signal for the acquisition unit.

4.2 The Receiver Coder

The receiver coder produces the code sequence which is used in the acquisition of the received code. Except for the following additions imposed by the acquisition process, the receiver coder and the transmitter coder are duplicate units:

- 1. The output of the receiver coder must present a different subcode combination (without the clock) for each program state during the acquisition process.
- 2. The receiver coder must be synchronized to the transmitter coder at the start of the acquisition process to provide a zero set condition.
- 3. The receiver coder must have the circuitry required to shift its code position one bit at a time (either right or left).

The circuitry required for conditions 1 and 2 is provided by the addition of a few simple 'and' gates. The code shifting signal (Condition 3) can be generated either manually or automatically, and is tied to that portion of the system using the transmitter clock.* This signal must be converted to a single pulse synchronized to the receiver coder clock before it can be used. As will be shown later, this in turn must then be introduced at the only spot in the code sequence where it is possible to make the desired one bit shift without disrupting the rest of the sequence. The generation of the right shifting pulse from a manual right shift signal is shown in Figure 7. The left shifting pulse is generated in the same manner, when initiated by the manual left shift signal. As can be seen, the use of two flip flops and the AW timing pulses creates a situation whereby only one shift pulse, synchronized to the receiver clock is generated for every manual shift signal generated, regardless of its duration. The circuitry used to generate the code shifting pulse from the automatic shift signal is shown in Figure 8. Again two flip flops and the AW timing pulses are used to convert this signal to a single shift pulse, synchronized to the receiver clock.

The B code has been chosen to illustrate the integration of the shifting mechanism into subcode generator. A flow diagram is given in Figure 9. It consists of the same type of generating logic, zero start mechanism, delay line, all l's detector and code length selector as in the transmitter code generator. However there are also the synchronization mechanism and shift right and left circuits

The basic 996 KC clock driving the T pac units is derived by doubling the frequency of the transmitter clock, and is common to all T pac units except the receiver coders which are driven by twice the received clock frequency.




Figure 7. Flow Diagram Showing Generation of Right Shift Pulse from Manual Shift Signal




Figure 8. Flow Diagram Showing Generation of Right Shift Pulse from Automatic Code Shift Pulse




Figure 9. Flow Diagram of B Subcode Generator of Receiver Coder

required by the receiver coder only. The code synchronization mechanism consists of two "and" gates which control the logic input to the delay lines and thereby the code sequences. The timing of the shifting circuitry can be seen by the use of table 1, in which the normal as well as the right and left shifted B code sequences are illustrated. Notice that a single right shift can be obtained by repeating the all 1's word which in effect lengthens the code sequence by one bit. A single left shift can be obtained by deleting the all l's word, which in effect shortens the code by one bit. The all 1's word is unique in that its repetition or deletion does not effect the rest of the sequence. The all I's is repeated by inserting a 1 into the delay line instead of the 0 normally generated by the logic during the BW2 state. This is done by the shift right flip flop and the control gate. The flip flop is set by any shift right pulse (R) which occurs during state P 5, allowing the first BW, pulse to pass through the control gate, putting a 1 into the delay line. The BW₂ pulse simultaneously resets the flip flop making the control gate inoperative 1 microsecond later so that only one pulse per shift is passed by the control gate. The all 1's is deleted by introducing a 0 into the delay line instead of the 1 normally generated as the output of the BW state. This is done by the shift left flip flop and a control gate. The flip flop is set by any shift left pulse (L) which occurs during state P5, and allows the first BW pulse to inhibit the input to the delay line for one microsecond, thus inserting a zero. The BW pulse simultaneously resets the flip flop making the control gate inoperative one microsecond later, so that only one BW pulse per shift is passed by the control gate.

The receiver X subcode is similar to that of the transmitter x subcode with the above mentioned modifications. Since it is a direct logic generated Legendre sequence however, the shifting mechanism actually generates a new sequence with each code shift. It requires two bits after a right shift and four bits after a left shift to revert back to the original code sequence with the proper shifts inserted. This sequence is also shown in Table 1, and in Figure 10.

A complete flow diagram of the circuitry used by the receiver coder is given in Drawings 6 and 7.

4.3 Timer

からく 人がからから あいから かんない ないかかんしい

The timer is made up of a 31 microsecond, 31 tap, open ended shift register. The starting pulse comes from the word detector (aw) of the 31 bit "a" subcode of the transmitter coder. The individual tap outputs, referred to as timing pulses, are designated as t0, t1, t2, t3, t30. They provide all the timing required by the system, and are the time base for the generation of all numbers used throughout the system. The unit also defines a 31 microsecond minor machine cycle. Four of these minor machine cycles, designated as tA, tB, tC, and tD are

Table 1
Code Sequence As Effected By Shifting

B SHORT CODE SEQUENCE

LEFT SHIFT	NO SHIFT	RIGHT SHIFT	TIMING SEQUENCE
LEFT SHIFT	NO SHIFT	iddiii Siiii i	SEQUENCE
111	111	111	
011	011	011	
001	001	001	
100	100	100	
010	010	010	BW detected
101	101	101	BW
110	110	110	BW_1
011 S	111	111	BW_2
001	011	111S	-
100	001	011	
010	100	001	
101	010	100	
110	101	010	
111	110	101	
011	111	110	

X CODE SEQUENCE

			TIMINC
LEFT SHIFT	NO SHIFT	RIGHT SHIFT	SEQUENCE
10110	10110	10110	
11011	11011	11011	XW detected
11101	11101	11101	XW
01110	01110	11110S	XW_1
00111	00111	01111	XW_2
00011	00011	00111	XW_3
00001S	10001	00011	
10000	01000	10001	
11û00	10100	01000	
01100	11010	10100	
10110	01101	11010	
	10110	01101	

S indicates Shift point (first different word)




Figure 10. Receiver and Transmitter Subcode X (11 Bits Long) State Diagram

generated sequentially by the t29 pulse (because of a two microsecond processing delay) in a ring counter to form the 124 microsecond major machine cycle. The ring counter is physically located in the program unit mode.

A flow diagram of this unit is included as part of Drawing No. 10.

4.4 The Program Unit

Company of the company

The Program unit controls the sequential acquisition of the ranging subsystem. It is a permanently wired unit, which can be operated manually or automatically, and is designed to meet the needs of the Apollo mission. It is divided into a non-reset and seven program states. A complete flow diagram of the circuitry which compose this unit is given in Drawing No. 2. The wave forms of the signals generated by the program unit are given in Drawings 11 and 12.

The initial control of the unit rests with two push buttons (reset and start) located on the control panel. In the automatic mode, the start button must be depressed to step the system from the reset state to P1. From there the system

goes through the other states automatically. Control of the system is passed back and forth between the program urit and the acquisition unit, as each performs its required sequential function. The program unit determines the particular acquisition routine to be performed and passes control to the acquisition unit by initiating the proper acquire command signal. The acquisition unit accomplishes the designated subroutine and returns control to the program unit by generating the proper component acquired signal. The program unit, which reaccepts control, steps the system to the next state. The process is repeated until state P7 designating the completion of the acquisition process is reached. In the manual mode, the system is stepped from one program state to the next by means of the start push button.

The system automatically reverts to the non-reset state whenever the receiver in lock (RL) signal is not maintained. The maintenance of the receiver in lock (RL) signal is dependent on the presence of three externally supplied signals, and one internal signal. The external signals require that the receiver be operational, and that both the selected S band receiver and the clock loop are in lock. The internal or reset command bar (RP) signal provides the manual reset control of the system. The reset button, when depressed, removes the reset command bar (RC) signal for one microsecond, to reset the system.

The step pulse (T) when accompanied by the proper acquire signal from the acquisition unit, steps the system from one program state to the next. It is generated at t30 of the tA minor machine cycle. In the automatic mode, it is generated once every major machine cycle, whenever the system is not in the non-reset state. In the manual mode, or in the non-reset state, it can only be initiated by the start button. The start button when depressed, produces the start Command (SC) signal which generates a train of start gate (S) pulses. The last of these pulses occurring at t29 of the tA minor machine cycle fulfills the required input logic to generate the step pulse (T).

Entrance into each program state is controlled by means of a flip flop which is set by the required input logic for that state. The system is kept in each program state until the flip flop is reset by either the initiation of the next program state, or the automatic reset of the system (by the loss of the receiver in lock (RL) signal). Except for the non-reset state, the individual input logics have most signals in common. They each require a step pulse (T), and a positive indication that the system is in the previous state. States 2 through 7 inclusive require a return signal from the acquisition unit. In states 2 and 3, this takes the form of a count finished (UK) signal; in states 4 through 7 inclusive, it is in the form of a component acquired (ZQ) signal. States 2 and 3 are the only ones that require an additional signal. State 2 requires an indication that the transfer loop has been locked to the transmitter clock, while state 3 requires an indication that it is again locked to the receiver clock.

The output of the program state flipflops are in the form of a train of pulses synchronized to the transmitter clock. As such, they cannot be used with the logic inputs to the receiver subcode selection circuits (which are synchronized to the received clock), nor for applications such as controlling the program state indication lights which require a static type signal. An FD 10 flip flop is used to convert these dynamic to static indications.

There are six acquire signals, generated at definite times in the machine cycle or the programming process, that are required in the automatic acquisition process. The first of these is the Start delay (SD) signal. It is used by the acquisition unit during the transition from states 1 to 3 inclusive to provide a sufficient time delay for all the synchronization processes to have occurred. It is generated by a flip flop which is set by the transition into states 1 or 2 and reset 31 microseconds thereafter. The second signal is the synchronization signal (SY). Its main function is to command the synchronization of the receiver coder to the transmitter coder during the P2 program state. It is generated by a static flip flop which is set by the transition into state 2, and reset by the first pulse in the next tC minor machine cycle. The third signal, which is generated in the same process is the operate switch loop (SL) signal. It guarantees that the receiver coder is driven by the received clock, except for the brief interval, when being synchronized to the ransmitter coder, it is driven by the transmitter clock. The FD 10 flip Top which generates the switch loop (SL) signal is originally set when the system leaves the nonreset state. It is then reset by the start of the P1 program state and set again at the termination of the code synchronization interval during state P2. Note that sufficient time is allowed for the loop to be phase locked to the transmitter clock before the code synchronization takes place, and that sufficient time is allowed for the loop to be again phase locked to the received clock before the start of the correlation process starting at P3. The fourth signal is the four microsecond convert command (C) which is generated once every major machine cycle. It gates the voltage digitizer to sample and digitize the current correlation voltage as needed by the acquisition process. This signal is generated by an FD 10 type flip flop which is set at t0 and reset at t4 of every tD minor machine cycle. The fifth and sixth signals which are generated during program states 3, 4, 5 and 6 are the acquire gate (A) signal which triggers the acquisition of the subcodes, and the shift time (ST) signal which allows the subcodes to be shifted only at the start of the tB minor machine cycle. The acquire command (AC) signal which is initiated at the start of each program state, triggers the acquire gate flip flop (A) giving a 31 microsecond train of pulses. The shift t'me (ST) signal is generated by a simple series of gates as shown.

4.5 The Augustition Unit

This unit programs the internal routines required for passage from one acquisition state to the next. During states 1 and 2, this involves the generation of

a sufficient time delay to insure that the transients created by shifting the code clock transfer loop have settled out of the system. In states 3, 4, 5, and 6 this entails the generation of all shifting and detection signals required for the complete acquisition of the received code by the receiver coder. The acquisition is done one subcode at a time as determined by the program state. Each subcode is shifted one bit at a time until the correlation level at all shift positions has been examined. The subcode is then returned to the position with the highest correlation indication to complete the subcode acquisition. The range, which is determined by the number of shifts, is accumulated in the range tally.

For descriptive purposes, the acquisition unit can be divided into five basic sections. They are the correlation level detector which measures the correlation value; a high correlation level storage which stores the highest correlation value received; a shift position counter which counts the number of times the subcode has been shifted; a high correlation level shift position storage which records the shift position with the highest correlation value; and a code shift generator which generates the shift pulses required to shift the code after each correlation interval is over.

A flow diagram showing the logic circuitry which controls the acquisition process, and the generation of the signals that are required is given in Drawings 3 and 4. The waveforms of these signals showing their timing effects on the operation of the system is given in Drawings 13 and 14. A detailed discussion of the component parts of the acquisition unit is given in the following sections.

4.5.1 The Correlation Level Detector — The correlation level detector consists of a voldicon, a serializer, an integrator, a digiswitch, and a time counter. The correlation level, which is measured as an analogue voltage, is sampled once during each major machine cycle and converted to digital form by the voldicon. It is then fed into the system through the serializer which converts the parallel binary output of the voldicon into the serial binary numbers used by the system. An adequate number of samples* (as determined by the received S/N ratio) is taken for each shift position and integrated to insure that the correlation indicacation is independent of background noise. The number is set manually by the operator prior to a ranging mission by means of the digiswitch, which determines the number of machine cycles counted by the time counter.

The parallel binary output of the voldicon is converted to series binary during tC minor machine cycle. Because of the limited number of input gates on the LE 10. several cards, connected in series are used. Since true reference time

^{*}The total acquisition time is a direct function of the number of samples. To keep this time at a minimum, only an adequate number of samples can be taken.

occurs only at the output of the last card, the inputs to all other cards are referenced to smaller binary numbers to allow for the required processing delay (which will recreate the correct number). The 2's complementer circuit is used as a subtraction circuit. The final output of the serializer (VF) is passed into the integrator only when the timing counter is actually counting (as controled by $\overline{\rm UK}$). The integrator is a combination addition circuit and storage register. It is set to zero by simply inhibiting all sum and carry outputs for 31 microseconds by means of the start integration gate bar $(\overline{\rm UN})$ signal. When all samples have been added, the register contains the correlation integral for the particular code shift position.

The number of samples taken for each shift position is determined by the manual setting of digiswitch located on the control panel. The switch setting permits a binary choice from 2¹⁹ to 2¹⁹ samplings per shift position. The binary number corresponding to the switch positions is set into the series binary logic of the system through the use of four LE 10 logic cards (each gate of which is connected to one switch position).

The timing counter, which uses a decremental type action, measures the required time delays for entrance into program states 1 and 2, and sets the number of samples fed into the integrator during states 3, 4, 5 and 6. It consists of a delay counter loading (UF) circuit, which determines the maximum (or initial) count; a pulse generator, which generates the sample time pulse (ZC) once every major machine cycle (at t3 and tC); a unity subtract circuit which does the actual decrementing to furnish the delay count down (UG) output; a storage register, which reintroduces the counter storage (UH) signal as the new input to the counter; and a negative detector which triggers the 124 microsecond train of delay count finished (UK) pulses.

The counter loading number is determined by the program state. Since it is not used during the program reset state, the counter is kept in the count finished condition by the introduction of a continual stream of pulses (\overline{NR}) as a loading signal. At the start of program states 1 and 2, the start delay (SD) signal loads the counter with a t13 timing pulse, which (because of processing time delays) puts a 2^{12} initial count into the timer. During states 3, 4, 5 and 6 two input loading signals are generated. The counter would normally be loaded after each shift gate signal (ZW). However, after any code component shift, a certain amount of time must be allowed for the transients introduced in the correlation detection circuits to settle down. The timing counter is used for the determination of this interval. The shift command signal first loads the counter with a t7 timing pulse, which put a 2^6 initial count into the timer. The delay count finished (UK) signal obtained after this quieting interval allows the \overline{ST} signal to trigger the start integration (UN) gate which allows the number selected by the digiswitch to preset

the counter for the proper integration time. Note that the presence of control signals on one gate to allow the proper loading are accompanied by controls on the other gates to erase all previous counts by inhibiting the feedback from the register. The absence of loading signals allows the feedback from the register to load the counter with the decremented number.

Since the largest loading number to the counter is the 2¹⁹ input from the digiswitch, the 2³⁰ position in the register can be filled only when the count goes negative (i.e. when the zero count is decreased by one). Therefore the negative detector which generates the count finished signal need only examine this point. Because the serializer interrogates the voldicon during the tC machine cycle, the t30 position occurring in the tD cycle has been selected to generate the count finished pulse. Note that the sample time pulse (ZC) is also generated during the tC machine cycle to correspond to this selection. The delay count finished signal (UK) prevents the serializer output from feeding into the integrator, and furnishes the control for the peneration of the shift command (ZV) and the start integration gate (UN) signals.

4.5.2 The High Correlation Level Storage Unit—The high correlation storage unit contains a storage register, a gate, and a magnitude comparator. The register is composed of a 31 microsecond circulating delay line and the appropriate in (YD) and read out (YE) circuitry. It retains any number fed into it, until replaced by another number, since there is no erase mechanism. The magnitude of the numbers in the integrator and high correlation storage registers are compared continuously in the comparison circuit, which makes an algegraic comparison. The output of the comparator, called the voltage ± gate (YF, is examined at the end of each code shift by the next shift command signal (ZV) to determine the higher value. If the integrator output (YC) is higher, it replaces the number circulating in the storage register.

At the start of each subcode acquisition, the storage register is loaded with a negative number (all binary positions are filled) by the action of the acquire gate (A) and $\overline{t30}$ control gate. This guarantees that the integrator output at the end of the first code shift will be fed into the register. In the automatic acquisition process, the output of the comparator (YF) is read on command of the following shift command (ZA). A favorable comparison triggers the transfer gate flip flop, generating 2-31 microsecond transfer gate (YG) which allows the number storage register. The transfer gate (YG) can also be triggered manually by the store pulse. The waveforms by which this manual signal is synchronized to the system timing logic are similar to those described earlier.

4.5.3 The Shift Position Counter - The snift position counter consists of a code length generator, and a counter. It is similar to the timer counter in that it

uses a decremental action, selective loading arrangements, a count finished detector, and is loaded twice per program state. The actual implementation is quite different. At the start of each acquisition period, it is loaded with the appropriate code length plus one. It is then decremented by each shift gate pulse (ZW) until the finish one detector (ZK) has been reached which triggers the count finished (ZL) flip flop. The reload shift position counter (ZR) signal which is also triggered by the (ZK) signal again loads the counter. This time the counter decrements to the value stored in the high correlation shift position storage, as detected by the equality detecter (\overline{ZP}) which triggers the component acquired signal (ZQ).

Because of the two sequential output signals required (ZL and ZR), it is easier to implement the counting mechanism by starting with the code length plus one. The proper loading number is selected by a series of "and" gates, and fed into the counter as a shift position input signal (ZE). (Note that all loading numbers are generated in sufficient time to allow for processing delays). The shift gate (ZW) which acts as a decrement pulse initiates a train of shift position counter control pulses (ZF). The number of pulses is a function of the number currently circulating in the register, since the occurrence of the first "one" in the series binary number coming from the register automatically resets the (ZF) flip flop. When the resultant train of pulses is added modulo two to the number currently in the register, it reduces that number by one.

The finish (one) detector is a simple flip flop (ZK) which is set at t1 and reset by the occurrence of the first "one" in the series binary number coming from the register. The state of the flip flop is examined at t30. As long as there are ones coming from the register, between t1 and t30, the flip flop will be in a reset condition at t30. However when the count has decreased to one, the flip flop will still be in the set state at time t30 and the ZL flip flop will be triggered to give the count finished (ZL) signal. The output of the (ZK) flip flop is also used in the generation of the reload shift position counter (ZR) signal. This signal is not required until two machine cycles later; it is generated by examining the output of the (ZK) flip flop at time t1. The (ZR) flip flop generates a train of 31 microsecond pulses which allows the counter to be reloaded. Again, note that all time is relative to that of the position input (ZE) signal.

4.5.4 The Shift Position Storage — The shift position storage contains a gate, a storage register and a shift position equality detector. When or a new number is stored in the high level correlation storage, the equivalent shift position of the subcode is gated into the shift position storage. When the correlation level at all shift positions has been examined, the code is reshifted to the position stored in the shift position storage, as indicated by the equality detector.

The unit is loaded by the number currently in the shift position counter delay line (ZH) by the same transfer gate (YG) signal that loads the high correlation storage register described earlier. This number circulates in the storage register until a new number is introduced to replace it. A new number cannot be stored after the count finished (ZL) signal is generated.

The inputs of both the shift position counter (ZG) and the shift position storage (ZM) are fed into a modulo two adder, whose output is zero only if the two numbers are alike. The actual comparator generator is a flip flop which is reset by every t30 timing pulse, and set by the output of the modulo two adder. The output of the equality detector flip flop (ZP) is also sampled by every t30 timing pulse. When the output of the modulo two adder is zero, the flip flop will still be in a reset state at the next t30 interval, and the equality detector (\overline{ZP}) will trigger the component acquired (ZQ) flip flop. This signal denotes the completion of the code acquisition process and the system progresses to the next program state.

4.5.5 The Code Shift Generator — The code shift generator produces the three signals (ZV, ZW, and UN) needed by the timers to set the subcode to the shift position with the highest correlation. The shift command (ZV) is generated by the first count finished (UK) signal from the timing counter. It examines the output of the high correlation magnitude comparator (YF), triggers the shift gate (ZW) flip flop and sets the (UP) control mechanism for the generation of the start integration gate (UN) signal. The shift gate (ZW) signal permits the loading of the correlation time interval counter for the quieting interval following each one bit shift of the subcodes. The second count finished (UK) signal which is generated at the end of this quieting interval triggers the start integration gate (UN), which loads the counter with the preselected digiswitch number. The count finished signal (UK) which is generated at the end of this time interval is again directed to the shift command logic and ZV is generated to repeat the sequence. Note that to guarantee a proper two sequence operation during state P3, the acquire command (AC) signal automatically sets the shift gate static (ZWS) and the selector flip flop (UP) since they can be in either position when initially energized.

After the desired shift position is determined the code is returned to that position, by generating the required shift gate (ZW) pulses without the accompanying timer counter delays. This mode of operation occurs during that interval when the finish signal (ZL) from the shift position counter has occurred and the component sequired (ZQ) signal has not. It is implemented by the (ZL, \overline{ZQ} , SD and manual shift bar) "and" gate which acts on the (ZW) flip flop. These (ZW) pulses are generated once every major machine cycle by the (\overline{ST}) pulse train.

4.6 The Range Tally

1

The range tally is an accumulation device which stores the range number (in series binary form) in a 31 microsecond, 31 bit circulating register. It consists of a 28 microsecond magnitostrictive delay line and three binary adders connected in series, which are called appropriately the chinese number adder, the doppler adder, and the medulo number adder. A flow diagram of the tally is given in Drawing 9. The input to the adders are the number circulating in the delay line (DL), the chinese number \pm gate ($\Sigma \pm$), the doppler \pm gate (D \pm), and the modulo number \pm gate (M \pm). The output of the range tally is that of the modulo number adder (MA) which is fed into the readout register. All range numbers have their true values here, since there are no processing delays at this point. Since this is a circulating register, a blocking mechanism is included in the carry portion of each unit to prevent overflow. These blocks occur at t 27, t 28, and t 29 for the successive units.

The range tally is zero set during program state 2, when the code synchronization takes place. The same signal (SY) which was used to synchronize the codes, blocks the flow of range numbers through the chinese and modulo adders to clear them. The lock out (LO) signal (which will be discussed later) clears the doppler adder.

4.7 The Chinese Number Generator

The chinese number generator provides the range numbers in serial form which correspond to the total code delay resulting from a one bit shift in each of the subcodes. These numbers are brought into play during the acquisition process. The actual numbers themselves are derived in Appendix E.

A flow diagram showing the method by which these numbers are generated and fed into the system is given in Drawing 8. These numbers are generated using the negative output of the LE 10 (to reduce the required circuitry). The logic input is advanced to compensate for the processing delay between the generation and use of these numbers. For example, \overline{AS} is generated as an octal number of 10000012115 (or 1,073, 747,021 range units) but is used as 2,423,300 (or 665,288 range units), which is the correct chinese number. Once generated, the flow of the individual chinese numbers is controlled by the use of "and" gates so that they are fed into the system only during the appropriate acquisition states. When a subcode being acquired is shifted one bit, the control mechanism opens the proper gate for 31 microseconds allowing the selected number to be fed into the chinese number \pm (\pm) gate. In the automatic acquisition mode, all shifts are in the shift right direction. During the manual mode which is used only for test purposes, a shift left, which requires a subtraction of the equivalent number,

is also possible. This subtraction is converted to an addition by means of the 2's complementer. Notice that all control circuitry is initiated at t26 to account for the processing time delay between the point of control and the true time occurring at the output of the range tally (MA). The wave forms and the timing associated with these control signals are given in Drawing 14, showing their relationship with the acquisition process.

4.8 The Doppler Number Generator

The range measured at the start of the acquisition process is updated by doppler numbers fed into the tally at intervals corresponding to every quarter cycle of clock doppler during the acquisition process, and every four cycles of rf doppler thereafter. The doppler signals are fed into the system through axis crossing detectors located in the Voldicon which transform them into square wave equivalents. These are synchronized to the basic system clock by the doppler synchronizer shown in Drawing 9. Two doppler signals, obtained by quadrature detectors are provided to detect the direction of the doppler signal. These signals are called the clock 0° and clock 90°. The wave shapes given in Drawing 15 show the method by which the direction of the doppler signal, and its zero crossings are detected to furnish the add and subtract pulses as needed. For simplicity, the clock doppler going in a positive (i.e. 0° signal before 90°) direction is chosen as an example. The true sense of the doppler can be determined from the resulting waveforms by examining the changes in polarity of the signals at the zero crossings. The four relationships selected by the detection logic define each of the four possible combinations that can occur only for a positive going signal. The detection of a negative going signal requires four different relationships. In the acquisition states, denoted by DS, in which the clock doppler is detected, all four zero crossings give an add pulse (AP). In state P7 where acquisition has been accomplished (denoted by DS), and only the rf doppler is to be tallied, only one add pulse per doppler cycle is derived.

The add pulse is converted to a 31 microsecond train of add signal (AD) pulses which permits the addition of the appropriate range number into the tally. Because of the frequencies used, this requires 72 range units per quarter cycle of clock doppler, and one range unit per 4 rf doppler cycles. A flow diagram of this logic circuit is shown in Drawing 9. In the code acquisition states (P3, F4, P5 and P6) the add pulse (AP) goes directly to the input of the add signal (A) flip flop because the doppler select (DS) signal inhibits the divide by four logic. In the non-acquisition state (i.e. P7) only one add pulse out of four (by means of the two binary stages) are allowed to be gated to the add flip flop. During the acquisition states, denoted by $\overline{\rm DS}$ the 72 range units generated in the number generator $\overline{\rm (NG)}$ are fed into the doppler \pm gate, while in the non-acquisition state denoted by DS, only one range unit generated at t27 (to allow for processing delays) is fed

into the gate. This circuit utilizes the same type of add and subtract mechanism as the chinese number general r discussed earlier.

Two important doppler control signals that are required during the acquisition process are the lock out (LO) signal and the subtract two (SZ) signal. The flip flop used to generate these signals is reset during state P2 by the synchronization signal (SY). It is important to remember at this point, that there is no doppler signal during the synchronization state (P2). Both signals are generated at the start of the a quisition process by the doppler signal. If it has a positive direction, the lock out signal (LO) is generated in coincidence with the first zero crossing of the 90 degree doppler signal. The add pulse which is generated simultaneously by the same logic allows one doppler range number to be inserted into the tally. If the doppler has a negative direction however, the lock out signal (due to its input logic) will not be generated until the first zero crossing of the deppler 0 degree signal which occurs at 180 degrees (90 degrees later than for a positive going signal). Therefore the first subtract pulse (which was generated at the first crossing of the 90 degree doppler signal) canot be tallied because it occurred before the lock out signal enabled the output of the doppler generator. The subtract pulse which is generated simultaneously with the lock out signal must therefore subtract two dotpler numbers from the tally. This condition is recognized by the subtract two input logic which generates the new number by inserting a one microsecond time delay into the doppler number fed into the range tally (see Drawing 9). Note that the subtract two signal can only be generated during the interval between the synchronization of the codes and the generation of the lock out signal. The waveforms and the timing associated with the generation of the lock out (LO) signal are also shown in Drawing 15.

The r f doppler selector signal (DS) determines which doppler signal is bein tallied. It allows the clock doppler to be tallied during the acquisition state and the r f doppler thereafter. The doppler selector (DS) signal is automatically generated when the system is energized. The first add or subtract doppler signa that occurs during program state P 7 triggers the DS flip flop to generate the Doppler Select condition.

4.9 The Modulo Number ± Gate

The Modulo number corresponds to the unambiguous range of the system. It is numerically equal to the product of the four subcode lengths and the two bit clock. It is generated by the same type of logic used to generate the chinese numbers. When the subcodes are being shifted, it is possible for the indicated range number to exceed the modulo number. The modulo number must therefore be subtracted to give a true reading. When the range number goes negative, under the same conditions, the modulo number must be added. These two unnatural

states are recognized by the greater than comparator (G), and negative ℓ etector (ND) which feed the correcting numbers into the modulo \pm gate. A flow diagram showing the generation of these signals is given in Drawing 9.

The modulo number \pm gate signal is derived in the same manner as the other ± gates. When the range number goes negative, the negative detector enables a control gate and the modulo number is gated into the range tally. When the range number exceeds the modulo number, the greater than comparator (G) triggers the subtract M gate (SM) which allows the 2's complement of the number to enter the tally. Since the most significant digit ever required to display the range number is 229, a one can exist in the t30 position only if the number has gone negative. Therefore the negative detector is merely an "and" gate designed to examine this point which occurs at t27 to account for processing delays. The presence of a one triggers the negative detector flip flop generating a 31 microsecond train of pulses, which gates the modulo number into the tally. The greater than comparator is more complicated than the negative detector because all the digit places must be examined. Since the comparison is made on a digit to digit basis, a greater than output signal can occur several times during the 31 microsecond comparison interval. However only the final state of the comparator circuit (occurring at t28) is allowed the trigger the (SM) flip flop due to the intervening gating circuitry. Note that a control is added to the input logic of both the SM and ND flip flops to guarantee that one signal will not be generated while the other is activating the modulo ± gate.

4.10 The Readout Register and Output Buffer

The readout register is made up of a static 31 stage shift register. When a readout command pulse is received from the data handling system, it causes the number currently stored in the register to be cleared, and allows the range number circulating in the range tally to replace it. The contents of the register remain static until the next readout command is received. The readout register is disabled until the end of the acquisition process (state P7).

The readout command pulse (or time tick) is passed through a synchronous generator to provide a single pulse RO synchronized to the 1 mc bit rate of the system. This signal resets the first flip flop to provide the Priming Gate (PG) signal which resets the shift register (i.e. zero sets all stages) and triggers the one's filler (OF), and zero's filler (ZF) flip flops. These signals which are on for 30 microseconds (starting at t0) provide the drive to the shift register allowing them to record the output of the range tally.

The error light flip flop is also set during the clearing process by the readout command pulse. If a complete 30 bit shift does not take place during the readout of the tally, the flip flop will remain set, and give an error indication. The odd even flip flop indicates that a complete acquisition has taken place. It does so by changing its logic state one per acquisition interval.

The output buffer consists of 31 relays which are activated on a one for one basis by the zero outputs of the corresponding flip flops of the 31 stage readout register. Their state is sampled by the data handling system at desired intervals. The output, given in binary form, can be converted to any desired form for reading and transmission.

A flow diagram showing the operation of these units is given in Drawing 10.

4.11 Test Signals

The entire system is capable of being exercised manually for test purposes. Switches on the control panel, operate on contagates in the system to shift the receiver coder either right or left; store the output of the correlation integrator in the high correlation storage register; advance the proper state; reset the system; or feed the output of the range tally into the readout register. The mechanization of these controls has been described earlier under their respective sections.

The system can be exercised in the automatic mode if two important signals which simulate the spacecraft are supplied. These are the doppler signals which indicate motion, and the correlation signal which is a measure of the initial range, or code displacement.

The simulated doppler signals can be generated either manually or automatically as desired. A three posit on switch on the test panel determines which doppler signal (normal, manual, or automatic) is fed into the digital system. There are two sine-cosine potentiometers located on the test panel which manually generate the 0 and 90 degree versions of the clock or the rf doppler when rotated. Noise is introduced by jiggling the handles. There are two sets of FD 10 flip flops located in the range tally module which automatically generate the 0 and 90 degree versions of the clock and rf doppler when triggered by an externally supplied source of drive pulses. These pulses are usually obtained from the time base generator of the Systron Donner Counter used for check out purposes. A flow diagram showing the generation of these automatic doppler signals is given in Drawing 8. As can be seen the flip flops are arranged as a shift register. A change in one effects the other, but both must be set before the first can be reset, and both must be reset before the first can again be set. The switch rate is dependent on the input pulses which are passed through the usual synchronous generator.

A simulated correlation voltage is obtained by adding modulo two the delayed output of the transmitter coder (db4) with the output of the receiver coder. As is the case with the true correlation signal, the maximum voltage is obtained when the receiver coder has been shifted the proper number of bits. The circuitry required to generate the delayed transmitter coder (i.e. received code) signal, and the required receiver coder signal was discussed previously under the appropriate sections.

5.0 THE GSFC STUDY MODEL

The digital portion of the JPL Mark 1 ranging system has been duplicated at GSFC. It is electrically identical to that of the original. Since the rf portion was not built, the clock and doppler signals normally derived from that portion of the system are not available. Two special impedance matching amplifiers were built, so that the oscillator and time base outputs of the Systron Donner Counter could be used for those purposes. The oscillator amplifier (Figure 11) furnishes the one mc drive for the T pac units. The time base amplifier (Figure 12) can be used to furnish either the drive for the automatic doppler generator, or the time tick signal for the readout register. The output of the modulo two adder which correlates the delayed transmitter coder output with the receiver coder output was passed through an r c integrating circuit to furnish the correlation input to the voldicon.

The operation of the local system is identical to that of the JPL version when operated in the manual mode. Automatic operation of the local system was made possible by the introduction of switches designed to simulate the external indicating signals fed into the JPL system during a normal automatic acquisition process.




Figure 11. Schematic Diagram — Clock Oscillator Drive Amplifier




Figure 12. Time Bose Amplifier

BLANK PAGE

APPENDIX A DESCRIPTION OF EQUIVALENT LOGIC CIRCUITS

The digital portion of the Mark 1 system has been implemented by means of the digital cards described in Appendix C. A set of equivalent circuits (Drawings 2-10 inclusive) has been generated at JSFC which describe the logical operation of the system in terms of these cards. Several conventions have been adopted to simplify the logic and hence the understanding of the presentation. These conventions, and the reasoning behind them are given below:


- 1. The T pac system is basically a clocked system. Most of the cards have a dynamic return to zero (RZ) output waveform. The FD10, the special cards and the relays however use static logic and have a non-return to zero (NRZ) output waveform. Since only the state of the signal during the clocked interval is important, all waveforms will be presented in a NRZ form.
- 2. Each card making up the subsystem is identified by a unique mremonic name (i.e., shorthand notation by a couple of letters and numbers) according to function. In the development of the system, however, some names have inadvertently been assigned to two cards. These cards are distinguished from each other by the simple expedient of adding, in parenthesis, the unit from which they originated.
- 3. When a mnemonic name appears on the drawings, the designated function corresponds to the output of a card. All other points on the drawings are equivalent circuit logic points which may or may not correspond to actual internally identifiable logic points on the card. Since each name identifies the output of a card, the one bit delay which is inherent between input and output of each T pac card must be assumed as occurring at these points.
- 4. The LE 10, the FD 10, the SM 10 and the TG 10 all have both a true and a false output available. To simplify the drawings, only the true output is shown. An inverter has been incorporated into the drawings to show the false output when needed.

It is difficult to incorporate the internal logic of the cards into the overall logic of the system. Therefore, an equivalent circuit has been evolved to simplify the presentation. Although these equivalent circuits describe the properties of the card, they may not be exact with respect to the internal operation. However, it is not necessary to do the internal operation of each card to


The second secon

present an overall description of the system. For example, where feedback has been used in the LE 10, the logical properties usually constitute a flip flop or other storage device. Since it is this feedback which complicates the understanding of the logic, it has been incorporated into an equivalent logic element which presents the card in terms of its overall usage. These equivalent circuits are given in Figures 13 and 14. Any equivalent circuit not found in these figures is self-explanatory as presented.

There are three types of flip flops appearing in the drawings. The flip flop labeled binary trigger (number 3) has only one input, and will change its output state each time it is pulsed with a clock pulse. The other two have both a set and a reset input. The state of the flip flop depends on the application of the last input signal. If for any reason, the reset and set inputs of an FF flip flop (number 1) are triggered simultaneously, the set input will always predominate. If the set and reset inputs of an FD flip flop (number 2) are triggered simultaneously, the output will change state for each clock pulse for which this condition is true. Circuits number 4, 5 and 6 are respectively an "and" gate, an "or" gate and an inverter. These logic units are used to represent internal parts of the LE 10 and FD 10 cards. Circuit number 7 represents the one bit delays found on a DF 10 card. Circuit number 8 represents an LE 10 card used as a module two adder. Circuit number 9 represents a TG 10 card which accepts an input pulse and generates a pulse which is synchronized to the internal clock drive of the T rac system. Circuit number 10 is used to present the serial delay line represented by an SM 10. Circuit number 11 represents an adder which is used for adding two binary numbers. It generates a sum bit and a carry bit, and uses more than one card in its operation. Circuit number 12 represents an algebraic comparator for comparing two serial numbers. The numbers are fed in lower order Erst. The output is valid only after the most significant bit has passed through the comparator. Circuit number 13 represents a unity subtracto... it wacts a single pulse 8 from the serial input number A. Circuit number 14 is a 2's complementer. Input A is subtracted from all zeros and the final borrow is discarded. Input R resets or inhibits any overflow carry from the first serial number into the next serial number. Circuit 15 is a special buffering card which has essentially no time delay.



R	X' (ONE BIT TIME LATER)
υ	X (PREVIOUS VALUE)
1	0
o i	ı
, ,	1
) 0




S	R	XI (ONE SIT TIME LATER)
0	0	X (PREVIOUS VALUE)
0	,	0
ļ ,	0	1
1 ,		X (COMPLEMENT OF PREVIOUS VALUE)

4 AND GATE

6 --- -

5 OR GATE

A ----



(LE-10, FD-10 CARDS)

6 INVERTER (LE-10, FD-10, TG-10 CARDS)

F=A+B


A T


(LE-10, FD-10 CARDS)

7 ONE BIT TIME DELAY


SIGN	LATURES	DATE	NATIONAL AERONAUTICS AND SPACE ADMINISTRATI GOODARD SPICE FLIGHT CENTER GREENBELT, MD		BACE ADMINISTRATION				
DESIGNED	T^{-}								
DRAWN	YAGE	L 3/18/65						5	
APPROVED	SPAFFO	are .							
DIVISION -	HET ENGR	G & OPRS		•					
BRANCH-I	ETWORK E	NGMEERING	APOLLO RANGING DATA SUBSYST		TA SUBSYSTEM				
BLDG ROO	Σ=14	MONE 4677	EQUIVALENT LOGIC CIRCUITS						
SECU	TY CLASS	PICATION	ASSEMBLY DRAWING NO	SCALE	DRAWING NO				

Figure 13. Equivalent Logic Circuits







C (TG-10 CARD)




(10) DELAY LINES (DELAY TIME IS +)




(LE-10 CARD)




(12) (LE-10 CARDI



マーエスタロース基準+本語 FG+基面 to to・SIGN BIT




XI = X SA + X A A I + A A I S + AS AI = A (DF) AYED ONE BIT TIME)



CITATO A O C + ATO A + AO COR AT + A (DELAYED ONE BIT TIME)

15 BUFFERING AMPLIFIER AND SHAPER WITH NECLIGIBLE TIME DELAY (SPECIAL CARD)



	SIGNAT	UMES	DAPE	NATIONAL AERONAUTICS AND SPACE ADMINISTRATI GOODARD SPACE PLYSHT CENTER GREENBELT, MD		ALATIONIAL APPONIALITICS AND SPACE AS		BACE ADMINISTRATION
DESIG	MED							
DEAWI	7	YAGEL	3/11/68					
APPRO	VED	SPAFFOR	ID					
DMSK	ON NE	T ENGRE	& OPRS					
MANC	H-NE	WORK EN	IGINE ERING	APOLLO RANGING DATA SUBSYSTE		TA SUBSYSTEM		
NOG	ROOM	P	HONE			_		
12	E.	ж	4677	EQUIVALE	EQUIVALENT LOG'C CIRCUITS			
	ECURITY	CLASSIFI	CATION	ASSEMBLY DRAWING NO	SCALF	DRAWING NO		

Figure 14. Equivalent Logic Circuits

APPENDIX B R F TRANSLATION CALCULATIONS

The following calculations describe the frequency translations of the ground transmitted signal which occur in the spacecraft transponder, and the ground receiver to derive the equations for the output of the doppler extractor. The equations are written in terms of the individual VCO's of the ground transmitter, the spacecraft transponder, and the ground receiver. The biased doppler output of the doppler extractor is given in terms of the two way doppler on the received carrier frequency $(240/221 \ f_t)$ superimposed on a bias frequency. The UHF doppler is given in terms of the two way doppler os $\frac{1}{4}$ the received carrier frequency.

Frequency Translations in the Spacecraft Transponder (see Figure 2)

The frequency of the signal received by the spacecraft is given by

$$f_t \pm f_{td} = 96 (f_{vcot} \pm f_{vcot}) = f_{rs/c}$$

where f, = frequency of transmitted signal

 f_{vcot} = frequency of ground VCO

d = doppler on the signal designated by preceding subscripts.

The frequency of the signal out of the 1st IF mixer is given by

$$(f_t \pm f_{to'} - 216 (f_{vcos/c} \pm f_{vcos/c}) = 1st IF$$

where $i_{v\cos/c}$ * = 1/2 frequency of the spacecraft VCO. i.e. the frequency of the input to the VCO phase detector.

The frequency of the signal out of the second IF mixer is given by

$$(f_t \pm f_{td}) - 216 (f_{v\cos/c} \pm f_{v\cos/cd}) - 4 (f_{v\cos/c} \pm f_{v\cos/cd}) = 2ndIF$$
or
$$(f_t \pm f_{td}) - 220 (f_{v\cos/c} \pm f_{v\cos/cd}) = 2ndIF$$

but 2nd IF =
$$(f_{vcos/c} \pm f_{vcos/cd})$$

^{*}Since the spacecraft VCO is divided by two for use in the phase locked loop's phase detector, it is used as $2f_{v=os/c}$ in the calculations, for convenience.

therefore $(f_t \pm f_{td}) = 221 (f_{vcos/c} \pm f_{vcos/cd})$

or
$$\frac{f_t \pm f_{td}}{221} = f_{vcos/c} + f_{vcos/ed}$$

It follows therefore that

$$f_{vos/c} = \frac{f_t}{221}$$
 and $\pm f_{vcos/cd} = \frac{\pm f_{td}}{221}$

These equations can be checked by letting $f_{vcos/c}$ derived from the 1st IF equation equal $f_{vcos/c}$ derived from 2nd IF equation and inserting the actual values for known constants, so that in the static case

$$\frac{f_t - 1st IF}{216} = \frac{f_t}{221}$$

The frequency of the signal transmitted by the spacecraft is given by

240
$$(f_{vcos/c} \pm f_{vcos/cd}) = f_{s/c}$$

but
$$(f_{vcos/c} \pm f_{vcos/cd}) = \frac{f_t \pm f_{rd}}{221}$$

therefore
$$f_{s/c} = \frac{240}{221}$$
 ($f_t \pm f_{td}$)

Frequency Translations in the Ground Receiver (see Figure 3)

The frequency of the signal received from the spacecraft is given by

$$\frac{240}{221} (f_t \pm f_{td}) = f_{td} \pm (240 f_{vcos/cd}) = f_{rr}$$

where f_{td}, is the down doppler on the up doppler.* For simplicity, this term will not be carried in succeeding equations.

The second of the second secon

^{*}This term is numerically equal to ±240 fvcos/c dd

But as was derived above,

$$\pm$$
 $f_{v\cos/cd} = \pm \frac{f_{td}}{221}$ so that ± 240 $f_{v\cos/cd} = \frac{\pm 240}{221}$ f_{td}

and therefore

$$\frac{240}{221}$$
 (f_t ± 2 f_{td}) + f_{td'} = f_{rr}

The signal out of the 1st IF mixer is given by:

$$\frac{240}{221} (f_t \pm 2f_{td}) - 96 (f_{vcor} \pm f_{vcord}) = 1st \text{ if frequency}$$

or 96
$$(f_{vcor} \pm f_{vcord}) = \frac{240}{221}$$
 $(f_t \pm 2f_{td}) - 1st IF$ frequency

so that

$$(f_{vcor} \pm f_{vcord}) = \frac{240}{96 \times 221} (f_t \pm 2f_{td}) - \frac{1st IF frequency}{96}$$

Since in this system, the 1st IF frequency is held relatively constant, the doppler $(2f_{td})$ must be removed at the first mixer by the difference frequency of the VCO (resting frequency $\pm \Delta f$ due to the doppler). The full doppler excursion must be removed at the 1st IF because the 2nd IF is mixed with a constant frequency.

The equation above can be broken into the static and dynamic cases. The static case is given by:

$$f_{vcor} = \frac{240}{96 \times 221} f_t - \frac{1st \text{ IF frequency}}{96}$$

The dynamics is given by:

$$\pm f_{vcord} = \pm \frac{240}{96 \times 221}$$
 (2 f_{td})

The signal out of the 2nd IF mixer is given by:

or replacing the value of the 1st IF by its value derived above,

$$6 f_{ref} - \frac{240}{221} (f_t \pm 2 f_{td}) + 96 (f_{vcor} \pm f_{vcord}) = 2nd IF$$

where fref = reference frequency = 10 mc

from which:

$$(f_{vcor} + f_{vcord}) = \frac{2nd \ IF}{96} - \frac{6}{96} i_{ref} \pm \frac{240}{96 \ x \ 221} \ (f_t \pm 2 \ f_{td})$$

This equation may also be broken down into the static case where

$$f_{vcor} = \frac{2nd \ IF}{96} - \frac{6}{96} f_{ref} + \frac{240}{96 \times 221} f_t$$

and the dynamic variations where:

$$\pm f_{vcord} = \frac{\pm 240}{96 \times 221} (2f_{td})$$

These equations can be checked by letting f_{vcor} derived from the 1st IF equation equal f_{vcor} derived from the 2nd IF equation and inserting the actual values for known constants, so that in the static case

$$\frac{240}{96 \times 221} f_t - \frac{1st IF}{96} = \frac{2nd IF}{96} - \frac{6}{96} f_{ref} + \frac{240}{96 \times 221} f_t$$

or
$$-50 \text{ me} = 10 \text{ me} - 60 \text{ me} = -50 \text{ me}$$

Frequency Translations in the Doppler Extractor (see Figure 4)

The frequency of the signal received from the Receiver Phase locked loop is given by

$$3 (f_{vcor} \pm f_{vcord}) = f_{rde}$$

^{*}Although no dynamics exist in the 2nd IF, after acquisition, the above equation reflects a dynamic compensation in order to carry the f_{ref} and f_{vcor} terms which are needed for the doppler extracter equations which follow.

Note that f_{vcor} of the 2nd IF is chosen because it contains f_{ref} which must be cancelled out in the doppler extractor or it will contribute errors to the doppler measurement.

The signal out of the 1st mixer is given by:

$$3(f_{vcor} \pm f_{vcord}) - 3 f_{vcot} = 1st IF$$

The signal out of the 2nd mixer is given by:

$$\frac{57}{221} f_{\text{vcot}} - 3 (f_{\text{vcor}} \pm f_{\text{vcord}}) + 3 f_{\text{vcot}} = 2 \text{nd UF}$$

The signal out of the times 8 output is given by:

$$3\left[\frac{57}{221} f_{vcot} - 3 (f_{vcor} \pm f_{vcord}) + 3 f_{vcot}\right] = X8 \text{ output}$$

The signal out of the UHF range Extractor is given by:

$$8\left[\frac{57}{221}\,f_{\text{vcot}} - 3\,\left(f_{\text{vcor}} \pm f_{\text{vcord}}\right) + 3\,f_{\text{vcot}}\right] - \frac{5}{4}\,f_{\text{ref}} \pm \text{UHF Doppler}$$

In order to get the UHF doppler in terms of the doppler on the transmitted signal $f_{\rm td}$ only, a series of substitutions are made in this equation.

Replacing (f_{vcor} ± f_{vcord}) by its equivalent term derived above, gives

UHF Doppler =

$$8 \left\{ \frac{57}{221} f_{\text{vcot}} - 3 \left[\frac{2\text{nd IF}}{96} - \frac{6}{96} f_{\text{ref}} + \frac{240}{96 \times 221} (f_{\text{t}} \pm 2f_{\text{td}}) \right] + 3 f_{\text{vcot}} \right\} - \frac{5f_{\text{ref}}}{4}$$

which reduces to

UHF Doppler =
$$\frac{456}{221} f_{\text{vcot}} - \frac{3nd IF}{4} + \frac{f_{\text{ref}}}{4} - \frac{60}{221} (f_{\text{t}} \pm 2f_{\text{to}}) + 24 f_{\text{vcot}}$$

Replacing f_t by its equivalent term of 96 f_{vcot} , the 2nd IF by 10 mc and f_{ref} by 10 mc reduces this to its basic term of

UHF range doppler =
$$\frac{-60}{221}$$
 (±2f_{td})

The signal out of the biased doppler output is given by

$$4(X8 \text{ output}) - 5 f_{ref} + f_B = Biased doppler output$$

where f_B = the bias frequency added to the doppler to eliminate the need for \pm circuitry. It has a value of 1 mc.

Expanding this equation gives:

$$4\left\{8\left[\frac{57}{221} f_{\text{vcot}} - 3(f_{\text{vcor}} \pm f_{\text{vcord}}) + 3f_{\text{vcot}}\right]\right\} - 5 f_{\text{ief}} + f_{\text{B}} = \text{biased coppler}$$

Replacing ($f_{vcor} \pm f_{vcord}$) by its equivalent term derived above, gives:

$$\frac{23040}{221} \text{ f}_{\text{vcot}} - 2 \text{nd IF} + f_{\text{ref}} \frac{-240}{221} (f_{\text{t}} \pm 2 f_{\text{td}}) + f_{\text{B}} = \text{doppler output}$$

Replacing f_t by its equivalent value of 96 f_{vcot} , 2nd IF by 10 mc and f_{ref} by 10 mc reduces this to its basic value of

Biased Doppler output =
$$f_B - \frac{240}{221}$$
 (±2 f_{td})

to which the down doppler on the up doppler must be added to obtain

Biased Doppler output =
$$f_B - \frac{240}{221} \pm 2 f_{tc} \pm \frac{240}{221} f_{tc}$$

Note that the 240/221 ratio is used to translate the up doppler to equal the down frequency doppler which is the highest of the two. Therefore the derived equation equals the two way doppler on the received frequency.

APPENDIX C LOGIC CARD DESCRIPTIONS

There are nine different logic cards used in the subsystem. Five are standard T-Pac units built by Computer Control Company, Inc; one is a modified T-Pac unit; and three are special cards designed for the JPL system by Decisional Control Assoc., Inc.

The LE 10 is the basic unit of the T-Pac system. Information is obtained at a one mc bit rate by the presence (assertion output) or absence (negation output) of pulses. The input logic is composed of four 4-legged and gates. The fulfillment of the logic requirements on any one of the 4 input gate; will give an output. As many as three of these gates can be ganged together to make a 4, 8, or 12 legged input. An inhibit gate, which can override the logic decision of the other gate inputs is provided for added flexibility.

The DP 10 is a standard T-Pac unit which contains four independent delay lines of one pulse period duration. They can be used to delay either assertion or negation pulses, and can be cascaded together for greater delay with tagged outputs at one pulse period intervals.

The FD 10 is a standard T-Pac unit which contains two independent static (NRZ) flip flop circuits. Each unit has three independent set gates and one reset gate. Internal steering insures that inputs applied simultaneously to both sides will complement the flip flop.

The TG 10 is a standard T-Pac unit which produces a synchronized pulse compatible with the T-Pac logic for every asychronous or random input pulse.

The SM 10 is a standard T-Pac serial memory module. It is made up of a magnitostrictive delay line, an amplifier-driver stage and a detector amplifier stage. It is driven from a standard LE 10 negation output which provides both the write in and erase control logic. Both assertion and negation outputs are provided. Both 22 and 30 microsecond delay units are used in the system.

The JPL-1 is a modified T-Pac unit, which contains one FD10 flip flop and one squaring amplifier driver. Contrary to standard T-Pac design, the output of the amplifier is balanced with respect to ground. The unit has a variable gain control on the amplifier. A schematic diagram of the amplifier section is given in Figure 15.

The SRY-8A is a custom made eight unit, relay card, which is used to feed control signals into the system. A schematic diagram is given in Figure 16.

Note that the output is similar to that of the digiswitch in that, the absence of an assertion signal is indicated by the presence of a negation signal.

The SRO-4 is a custom made four unit relay card, which is used to feed control signals out of the system. A schematic diagram of the unit is given in Figure 17.

The CSC-1 is a custom made clock synchronization card. It provides a means of deriving a standard logic level output synchronized with a clock coherent sine wave input. When the set trigger is enabled during the negative half cycle of sine wave input, a coincident clock pulse will set the flip flop, producing a negative output level. The next clock pulse resets the flip flop. A schematic diagram of the unit is given in Figure 18.

THE STATE OF THE PROPERTY OF THE PARTY OF TH




Figure 15. Schematic Diagram JPL-1 Amplifier Section

The world of the property of the second

こうない まくれからからなるなるないのであるないのでは、

Figure 16. Schematic Diagram SRI-8A

RESISTORS 1/2 W, 5% DIODES SIDI? RELAYS STRUTHEKS - DUNN TYPE MRR-IA 6VDC 288 OHM

1. ALL 2. ALL 3. ALL

NOTES:




Figure 17. Schematic Diagram SRO-4

1 ALL RESISTORS 1/2W, 5%
2. ALL DIODES SIOII
3. ALL TRAMSISTORS SIOO7
4. ALL RELAYS STRUTHERS-DUNN MRR-IA, 67DC, 288 OHM

NOTES:




Figure 18. Schematic Diagram of CSO 3

The second of th

APPENDIX D WIRING CHARTS

The digital portion of the ranging system is made up primarily of individual T-Pac units which have been grouped into 10 modular assemblies. These have been designated, according to their function as the Program Unit, Acquisition Units 1 and 2, Transmitter Coder, Receiver Coders 1 and 2, Number Generator, Timer, Range Tally, and Readout Register. Each modular assembly is composed of one T blcc chassis and either two or four DUI terminal blocks attached to its sides.* The T bloc is the basic building block of the T-Pac system. It contains enough slots and connectors for 32 individual T-Pac cards. All connections between cards are made on a taper pin plug board located on the front panel. The DUI terminal block contains 26 slots. Each slot is composed of three internally connected taper pin inserts. It is the connecting link (for all non-relay type signals) between the T blocs and the rest of the system. The block derives its name from the conventior used in its wiring. All wires between it and a T bloc located below come from the outside terminal which is designated as down (or D). All wires between it and a T bloc located above come from the middle terminal designated as up (or U). All wires between it and the T bloc itself are called in (or 1). Hence the name of the block-DUI. The ten modular assemblies are contained in two subracks. All wires passing into and out of these subracks must pass through one of two terminal strips, located on top of each rack. Each of these blocks contain 60 independent sleeve type tap. pin inserts. Connections are made by taper pin insertion to both ends of the sleeve.

Each modular assembly is wired according to its own signal location chart, consisting of a grid on which the location of the appropriate input signals has been plotted. The assembly is completely wired when all the grid locations having the same signal designation have been interconnected. A sample chart given in Figure 19 will be used to illustrate the wiring conventions used to simplify the signal location charts. As can be seen, the chart is broken down into two major parts, namely the DUI and the T bloc sections.

Each DUI section contains seven columns. Taken in order, they are the subrack terminal designation; the in/out designation; the A, B, and C (or DUI) connections, the slot location; and the slot function columns. All signals passing out of the subrack must go through the subrack terminal strip. The first column

The DUI blocks are attached so that slots #1 through 20 are on the right and #21 to 40 are on the left. If more slots are needed numbers 41 through 60 again go on the right and 61 through 80 go on the left.

gives the designation of the interconnection, although the final destination of the signal is given in the DUI columns. The second column locates the origin of the signal. A signal generated in the assembly is denoted by a dot (·); a signal generated outside of the assembly is designated by a plus (+). The A column shows the interconnection between the DUI block and the T Bloc. If the signal originates in the T bloc, the A column will show the source (i.e. it will designate the proper T-Pac output). If the signal originates cutside of the T bloc, this space will be blank, although a connection must be made to the T bloc as will be explained later. The B column shows the terminating point of all wires leaving the modular assembly in an upward direction. The C column shows the terminal point of all wires leaving the modular assembly in a downward direction. The number designation column identifies the DUI slot and the slot function column defines the use or purpose. Since the A (or in) column must be closest to the T bloc, the A, B, C, and in/out columns are reversed for slots numbered 21 to 40 and 61 to 80 when the DUI bloc is on the left.

The T blcc part is divided into two major sections, namely the input and the output wiring charts. The format of the input section represents that of the customized front panel taper pin board.* Since most of the cards are LE 10's the columns are drawn to represent those input connections. When other cards are used, their input designation and their connections are superimposed across the columns. The convention used to identify these other cards is given on the sample chart. There are four x-ring conventions which are used in this section to mate the design logic to the T-Pac requirements. The designation of these signals is also given on the sample chart.

The output section of the T bloc format is divided into four columns, namely the function, the slot number, the mnemonic designation, and the terminal connections. The first three are self explanatory. The last column (A) indicates that the output of the card is connected to a DP 10 delay line. This designation is supplied because proper T-Pac wiring requires that all cards feeding a delay line must be terminated after the delay. This column is also used to indicate the second mnemonic designation for an FD 10. This convention is not contradictory because the FD 10 which cannot be delayed, would never use this column.

Although each slot on the T bloc plug board should have an appropriate identification strip, this is not always the case. Some strips are not supplied; others which identify the custom designed units are not available. Each slot on the T bloc comes from the manufacturer with an LE 10 strip attached. The chart given

^{*}The plugboard is made up of 32 taper pin blocks. Appropriate identification strips are attached to each block to define the proper connections for the card being used in that block.

T BLOC SECTION

qurpur	Terminal Connect Mnemonic Deaig. Slot Location Function	A/N This notation found only under	connection cor- umn indicates the rumber of	delays that are driven by output signal. All terminations (which are made after	the designated number of dellays) are made using the termination of the ori-	gluating card. A Tals denotes the number of as-sertion delays.	v This denotes the number of negra- tion delays.
FOGNI	Cate A Cate A Cate B Ca	As shown in chart (i.e. no changes in format) This unit is 'esignated by the number of ellipses required to show the individual delays used. Only the output connection is shown. It is assumed that the proper input signal will be used. The number of delays	of the signal is indicated by a subscript number. () () () () () () () () () (This unit occupies two alots. All connections are made on the lower numbered connector. The number in the circle indicates the delay. () () () [] [] []	cording to the instructions on the JPL schematic. 0 0 0 0 0 0 0 9 7 6 5 4 3 2 1 Not all eight relay inputs are needed or used at all times. 0 indicates the input. This card brings signals into the system bypassing the DUI inputs.	(XXXXX) 4 3 2 1 Not all 4 relay outputs are used. The number indicates the output. This card brings signals out of the system bypassing the DIH inputs. NVENTION: All regular conventions other than those mentioned below are followed. (*) This pin is connected to the DIH slot with this number.	
	3 G G G G G G G G G G G G G G G G G G G	CARD CONVENTION: 1. 1.E10 As shot 2. UP10 CONVENTION: Individual convention of the state of the	3. FD10 4. 1G10 5. SM10	6. JPL-1	7. SRI-8A	8. SRO-4 (X Not all 4 card brin WHUNG CONVENTION: 1. All regul	ர்ன் ∗ர் ம்
\mathcal{I}			7777				
z.	Siot Flux cion						
<u> </u>	(Not Location						
Ę.							
် မ	В						
00 _	In/Out Designation						
:: <u>`</u>	Designation						
Ō-	Subtrack Terminal						

Figure 19. Sample Wiring Chart

in Figure 20 gives the equivalent LE 1° position so that all other units can be wired properly.

The signal location chart for each of the ten modular assemblies is given in Drawings 16 to 25 inclusive.

MARK I - DIGITAL MODULES - PIN CONNECTIONS

	1.E-10	DP-10	FD-10	TG-10	SM-10	JPL-1	SRI-	8A	SR	O -4	CS-01	
D F	UG I		UG A-	ÜĞ			Relay	GND.			+6 v. A₀	D F
E F H	$\begin{pmatrix} 2 \\ 3 \end{pmatrix}$ A:	· -,	B ₂	ıN		a OUT	1 2	:	1a 1b		B_{2}	E F H
Ј К ,	A)	A	2)		••	a TRM	3 4	0	28			J K
L M N	$\begin{pmatrix} 1 \\ 2 \\ 3 \end{pmatrix}$ B	 	5)		n IN	n TRM	5 6 7	U T	2b 3a	Q Ü		M N
P R	4 B)	$\stackrel{\downarrow}{(B)}$	7)	•	n TRM	AMPLIT. n OUT	8		3b	Ţ		P R
s T	1 2 C		$\begin{pmatrix} 2 \\ 3 \end{pmatrix}$						4a 4b	•		S T
U V !	3)		$\begin{pmatrix} 1 \\ 2 \end{pmatrix}$		n OUT	2	. 8	I	•		1	Մ V
W X	C)		1)			1 \	6	Į	1 2	I	IN	W X
Y Z	$\begin{pmatrix} 2 \\ 3 \end{pmatrix}$ D	ユ	3	a TRM		3)	5 4 . a	N 	3 4	N	.	YZ
a ا ن	INH B.)	(D)	5 \	۵۱	a OUT	5 6	2 . 1	i				b
d :	n OUT	!	7/ C ₀	רַיניס 🚡	a TRM	7) [G]			i I		: !	d e
f '	n TRM		D.			D,	+6v.		 			ſ

Figure 20. Parallel display of T bloc pin connections for all cards used in digital portion of system.

APFENDIX E CHINESE REMAINDER THEOREM

The pseudo-random code used by the Mark 1 ranging system is a boolean combination of four subcodes and a 2 bit clock. The chinese remainder theorem* is a mathematical tool which is used to determine the overall code shift caused by a one bit shift of one of the subcodes. The theorem states that if m_1 m_2 m_3 m_k are given moduli, relatively prime in pairs, then the system of linear congruences

 $x \equiv a_1 \mod m_1$

 $x \equiv a_2 \mod m_2$

1

7

1

 $x \equiv a_i \mod m_k$

where. ai are given remainders

has a unique solution modulo m, where $m = m_1 m_2 m_3 \ldots m_k$. If M_i is defined by requiring that $m_i M_i = m$, then since the m_i are relatively prime in pairs, it follows that $(m_i M_1) = 1$, and there exists an integer x_i such that $M_i x_i = 1 \mod m_i$ for $i = 1, 2, 3 \ldots k$. Then a solution (x) of the given

*Definition of Terms:

Chinese Number: A chinese number for a given subcode is that number in bits which the

combined code is shifted for a one bit shift in the subcode.

Relatively Prime: Two numbers are relatively prime if the greatest common divisor is unity.

Modulo: Thus is the base of a number system being used. For example the decimal

system is modulo 10.

Linear Congruence: Two numbers are linearly congruent in a given number system under the

following definition:

a ≡ b modulo m

if and only if a - b = k in where k is an integer. This reads a is linearly congruent b modulo m. system of congruences is given by

$$x = \sum_{i=1}^{k} M_i x_i a_i$$

For if x is substituted in any of the given congruences, say the ith congruence, then M_j for every $j \neq 1$, contains m_i as a factor, so that $M_j \equiv 0 \mod m_i$, $j \neq 1$; but $M_i \times_i \equiv 1 \mod m_i$, hence $x \equiv a_i \mod m_i$ as required.

The computation of the actual chinese numbers for the Mark 1 system is given below. The tabulation of the results is given in Table 2.

Short Code

$$M = m_X m_A m_B m_C m_{C1}$$

$$M = (11) (31) (7) (15) (2)$$

M = 71610 bits = module number

and

$$M_x = \frac{M}{m_x} = 6510; M_A = \frac{M}{m_A} = 2310; M_B = \frac{M}{m_B} = 10230; M_C = \frac{M}{m_C} = 477;$$

Since by definition:

$$\mathbf{M_i} \ \mathbf{x_i} = 1 \ \mathbf{mod} \ \mathbf{m_i} = \mathbf{a} \ \mathbf{x_i}$$

then

 $6510 x = a x = 1 \mod 11 \text{ for the } x \text{ code}$

and

$$a^* = -2$$

^{*}To get a, simply divide mi and use the remainder, whether positive or negative.

so that

x = 5

and

 $1 \mod 11 = 32550$

Likewise:

2310 $x = a x=1 \mod 31$ for the A code

so that

a = 16 and x = 2

and

 $1 \mod 31 = 4620;$

 $10230 x = a x = 1 \mod 7$ for the B code

so that

a = 3 and x = 5

and

 $1 \mod 7 = 51150;$

4774 x=& x=1 mod 15 for the C code

so that

 $\theta=4$ and x=4

and

 $1 \mod 15 = 19096$

பong code

 $\mathbf{M} = \mathbf{m}_X \ \mathbf{m}_A \ \mathbf{m}_B \ \mathbf{m}_C \ \mathbf{m}_{CL}$

M = (11) (31) (63) (127) (2)

M = 5,456,682 bits = modulo number.

and

$$M_x = \frac{M}{m_x} = 496062; M_A - \frac{M}{m_A} = 176022; M_B = \frac{M}{m_B} = \frac{M}{m_B}$$

86614;
$$M_C = \frac{M}{m_c} = 42966$$

Again

Again
$$M_{i} \quad x_{i} = 1 \mod m_{i} = a \quad x_{i}$$

$$496062 \quad x = a \quad x = 1 \mod 11 \text{ for the } x \text{ code}$$
so that
$$a = 6 \text{ and } x = 2 \quad \text{or } 1 \mod 11 = \underline{992,124};$$

$$176022 \quad x = a \quad x = 1 \mod 31 \text{ for the } A \text{ code}$$
so that
$$a = 4 \text{ and } x = 8 \quad \text{or } 1 \mod 31 = \underline{1408176};$$

$$86614 \quad x = ax = 1 \mod 63 \text{ for the } B \text{ code}$$
so that
$$a = 52 \text{ and } x = 40 \text{ or } 1 \mod 63 = 3464560;$$
and finally,
$$42966 \quad x = ax = 1 \mod 127 \text{ for the } C \text{ code}$$
so that
$$a = 40 \text{ and } x = 54 \text{ or } 1 \mod 127 = 2320164$$

Table 2 LONG CODE

Length	Chinese # in bits	Chinese # in Renge Units
11	992,124	142,865,856
31	1,408,176	202,777,344
63	3,464,560	498,895,640
127	2,320.164	334,103,616
(X) (A) (B) (C) (cl)	5,456,632	785,762,208
SHORT	CODE	Chinese #
Length	Chinese # in bits	in Range Units
11	32,550	4,687,200
31	4,629	665,280
7	51,150	7,365,600
15	19,096	2,749,824
(X) (A) (B) (C) (cl)	71,610	10,311,840
	11 31 63 127 (X) (A) (B) (C) (cl) SHORT Length 11 31 7	11 992,124 31 1,408,176 63 3,464,560 127 2,320.164 (X) (A) (B) (C) (cl) 5,456,632 SHORT CODE Length Chinese # in bits 11 32,550 31 4,629 7 51,150 15 19,096

Once acquisition is complete, the range to the spacecraft can be measured (for display purposes only) by determining the phase displacement between the transmitter and receiver coders. Since the receiver coder is driven by the received clock, the phase displacement of the codes reflects the actual current range to the spacecraft. The phase displacement is measured by starting a counter when the all 1's position occurs in the transmitter coder, and stopping the counter when the all 1's occurs in the receiver coder.

This method is also used to ascertain that a proper shifting of the subcodes occurs while in the manual check mode of operation. It should be noted, however, that only the subcodes are involved in this process. Therefore, the numbers which will be displayed on the counter for a one bit shift are not the same chinese numbers which are derived above for the code clock combination. In this case $m = m_X m_A m_B m_{C^*}$ The chinese numbers for this combination have been derived in a similar manner and are given below for convenience.

	Long Code	Short Code
X code	992,124	32,550
A code	1,408,176	4,620
B code	736,219	15,345
C code	2,320,164	19,096
Modulo number	2,728,341	35,805
Modulo number	2,728,341	35,805

BLANK PAGE

APPENDIX F PROPERTIES OF PSEUDO-RANDOM CODES

The Mark 1 ranging subsystem measures range from the time delay encountered by a signal in its transmission to a satellite and return. The signal consists of an rf carrier, phase modulated by a coded waveform which belongs to a family of codes called pseudo-random sequences.

Pseudo-random sequences consist of a two level (binary) waveform, generated usually in a circulating shift register. These codes, while completely deterministic, possess certain unique properties which cause them to be extremely recognizable when perturbed or masked by noise. The most important of these is the so called "autocorrelation" function. The autocorrelation function of a signal represents its "signature" in time, i.e. the mark, or determining factor, which when comparing two signals tells whether the two are identical or different. Ideally, an autocorrelation function—that is, the correlation function of a received signal, and a synthesized replica of the transmitted signal would have a uniform low value when the two differ, and a single sharp peak, when the two are identical. In particular, binary correlation is defined as follows:

Correlation = number of agreements - number of disagreements - number of disagreements

This means that when two binary signals are compared on a bit by bit basis, their levels will either agree, or disagree, and the correlation represents the relative level of agreement. Stated mathematically,

$$C = \frac{A - D}{A + D}$$

where: C = correlation factor

A = number of agreements

D = number of disagreements

If two pseudo-random sequences, identical except for a time difference (or bit shift) are compared according to the rule that a one is generated whenever a bit of the original and a bit of the shifted sequence are different (exclusive- or , or mod - 2 addition, signified by \bigoplus), the result will always be the same code. (see reference 1 for a complete example). Since a pseudo-random sequence always has a distribution of 1's and 0's such that there is one more 1 than 0, such a correlation will be:

C = 1/N

where N = number of bits in the sequence.

On the other hand, when the codes agree, the correlation will be:

$$C = N/N = 1.$$

Therefore the autocorrelation function of a pseudo-random sequence (for reasonably long codes) is essentially zero when the code is not matched and unity when the code is matched.

The conditions required for the above to be true are as follows:

- 1. The subsequence lengths must be relatively prime, i.e. they must not be evenly divisible by one another, or by any common denominator other than one.
- 2. All subsequences must belong to the family of codes having pseudorandom properties.
- 3. The subsequences must be combined in such a way that each individual subsequence can be acquired independent of the state of correlation of all the others.

Although the above discussion is admittedly somewhat heuristic, the stated requirements and results have been rigorously demonstrated in the literature. Further discussion is beyond the scope of this document, and the interested reader is referred to the references for further information.

子の日本を見るのでは、マン

APPENDIX G CORRELATION MECHANICS

The degree of correlation which occurs during the subcode component acquisition can be calculated from the normalized correlation function. It can also be done graphically by means of a Karanaugh graph. This was done by P. L. LINDLEY of JPL. Because of the limited circulation of this memo, and the interest expressed in its contents, it is included here as part of this summary of the ranging subsystem.

CODE COMPONENTS CORRELATION & ACQUISITION IN THE RANGING SUBSYSTEM MARK 1.

1. Introduction

This note has as its purpose to clarify the correlation operation used, in the Mark 1 Ranging Subsystem and the pertinent S band Radio Subsystems, to acquire the individual code components. In the first analysis, the actual lengths (in bits) of the individual code components will be ignored, i.e., no account will be taken of code component unbalance (%) due to the fact that the number of zeros and the number of ones differ by one.

Lower case letters designate the transmitter code components. They are x, a, b, c, and cl; all generated in the digital equipment. Upper case letters designate the receiver code components; they are X, A, B, and C, generated in the digital equipment, and CL generated in the rf equipment.

2. Acquisition Program States

The component cl is accuired in the R (Reset) program state by non-digital means, viz locking up the receiver clock loop. The components x, a, b, c are acquired in program states p3, p4, p5 and p6 respectively, by digital means. Program states p1, p2, and p7 does not directly serve the acquisition purpose.

3. Transmitter Code

The transmitter code is written, and re-written as follows:


$$x cl + \overline{x} [(ab + bc + ac) \oplus cl]$$

$$= x cl + \overline{x} [(ab + bc + ac) \overline{cl} + (\overline{a} \overline{b} + \overline{b}\overline{c} + \overline{a}\overline{c}) cl]$$

$$= \operatorname{cl}\left[x + \overline{x}\left(\overline{a}\overline{b} + \overline{b}\overline{c} + \overline{a}\overline{c}\right)\right] + \operatorname{cl}\left[\overline{x}(ab + bc + ac)\right]$$

$$= \operatorname{cl}\left[x + \overline{a}\overline{b} + \overline{b}\overline{c} + \overline{a}\overline{c}\right] + \operatorname{cl}\left[\overline{x}ab + \overline{x}bc + \overline{x}ac\right]$$

This function can be plotted on a Karnaugh Map (Veitch chart) as shown below:



Receiver Code 4.

The output of the (digital) receiver coder is often referred to as the receiver code. For the purpose of this note, we shall distinguish between the receiver coder output and the "full" receiver code; the latter is the result of combining the former with the CL component by the + operator.

In the following we shall write down the full receiver code for each acquisition program state and plot it on an appropriate Kannaugh Map (For reasons which will appear later, we shall not use the arabic "one" (1), but rather the Chinese "one" (--).

Reset State Coder output = 0

Coder output $= \overline{X}A$ State p3 Full code = $\overline{X}A + CL$ $= \overline{X}A\overline{C}L + (X+\overline{A})CL$ $= CL \left[X + \overline{A}\right] + \overline{CL} \left[\overline{X}A\right]$

cl

State p4

Same as state p3.

State p5 Coder output =
$$\overline{X}B$$

Full code = $\overline{X}B \oplus CL$
= $CL \left[X - \overline{B} \right] + \overline{CL} \left[\overline{X}B \right]$
State p6 Coder output = $\overline{X}C$
Full code = $\overline{X}C \oplus CL$
= $CL \left[X + \overline{C} \right] + \overline{CL} \left[\overline{X}C \right]$
 $\overline{X}CL$
State p7 Coder output
= $\overline{X}(AB + BC + AC)$
Full code = $\left[\overline{X}(AB + BC + AC) \oplus CL \right]$
= $\overline{X}(AB + BC + AC) \oplus CL$
= $\overline{X}(AB + BC + AC) \oplus CL$

which as can be seen, is the same as the transmitter code

5. Component Acquisition Basics

Since we are assuming balanced, random code components, each component of the transmitter code (or receiver code) is entirely independent of each other component of that code. Further, each unacquired component of the transmitter code is independent c. each component of the receiver code and, of course, vice versa. In the Karnaugh Maps, which follow, then, transmitter and receiver code components are listed separately (the latter with a wavy row or column designator)

when the component is not acquired. They are collapsed into one (solid) designator when the component is acquired.

The percentage correlation is derived from the normalized correlation function and reads:

$$C = \frac{A - D}{A + D} \times 100\%$$

where: A is the total number of agreements (i.e. true-true or false-false)

D is the total number of disagreements (i.e. true-false or false-true)

Since we use "1" for the transmitter code "true" and "_____" for the receiver code true, we can readily spot and count agreements by the super-position or absence of these symbols in the following readily. Obviously we can also count disagreements, indicated by "1" (transmitter code true, receiver code false) or "_____" (receiver code true, transmitter code false).

The following charts have been thus prepared from the information (functions) developed in sections 3 and 4 and using the above convention.

6. Determination of Correlation

a)	Reset State,	no c	look	lock	(<u>) ".</u> 1	ial
----	--------------	------	------	------	-----------------	-----

Full receiver code = CI,

Agreements (A) = 32 — a

Disagreements (D) = 32

$$C = \frac{A - D}{A + D} = \frac{32 - 32}{64} = 0\%$$

	-			1	1	1	
1	1		1				1
1	1	1	1	I	1	1	1
1	1	-	-	-	-	1	1
+	+	+	+	+	+	+	+
+	+	_	+	-	_	_	+
	-	+	-	+	+	+	1

CL x cl

b) Reset S._te, clock lock (final)

_____с

b


દ

Full receiver code = CL


$$A = 24$$

$$D = 8$$

$$C = \frac{24 - 8}{24 + 8} = \frac{16}{32} = 50\%$$



Note: An operational check of the Subsystem if often made at this point, switching the (transmitter) code switch from "CODE" to "CLOCK". The transmitter code is then cl, the (full) receiver code is CL. Then A = 2, D = 0 and



c) State p3, x and a not acquired (initial)

Full receiver code

$$= CL(X + \overline{A}) + \overline{CL}(\overline{X}A)$$

$$A = 80 \qquad -----$$

$$C = \frac{80 - 48}{80 + 48}$$

$$= \frac{32}{128}$$

$$= 25\%$$

X x cl CL

d) State p3, x acquired, a not acquired (final)


Full receiver code


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	А

$$= CL(X + \overline{A}) + \overline{CL}(\overline{X}A)$$

$$A = 48$$

$$D = 16$$





- e) State p4 (initial) is same as State p3 (final).
- f) State p4, "a" acquired (final)

		C
_	 	 

Full receiver code = 
$$CL(X + \overline{A}) + \overline{CL}(\overline{X}A)$$


$$A = 28$$

$$D = 4$$

Con a cum confinence company of the second of the

$$C - \frac{28 - 4}{28 + 4}$$

$$=\frac{24}{32}=75\%$$



g) State P 5, "b" not acquired (initial)

Full receiver code =  $CL (X + \overline{B}) + \overline{CL} (\overline{X} \cdot B)$ 

Graph same as P 3 (final)

h)	State p5, b acquired (final)	Same a	.s p4	(fi	nal)							
i)	State p6, c not acquired (init	ıal)										
	Full receiver code = CL(X	4 <u>C</u> ) 4 <u>C</u>	Ī{X(	<b>C)</b>	Sa	ıme	8.8	p3	(fin	al)		
j)	State p6, c acquired (final)	Same as	p4	(fin	al)							
k)	State p7, all acquired.											_c,( b,l
	Full receiver code =				<del></del>		-			-		a,/
	transmitter code					+		+	+	+		
		ı		+	+		+		-		+	
	Hence A = 32			+	+	+	+	<b>+</b>	+	+	+	1
	D = 0	}			<u> </u>	<u> </u>		<u> </u>		<u> </u>	L_	_]
	0 1000	х,										
	C = 100%	Χ,	CL									

### Summary Tabulation

In the following tabulation are given both the idealized correlation values, as determined in Section 6, and the precise correlation values taking into account unbalance of code components as determined in Section 7.

	RECEIVER	COMPONENT	% CORRE	LATION
PROGRAM	CODER	BEING	IDEALIZED	ACTUAL
STATE	OUTPUT	ACQUIRED	INIT. FINAL	INIT. FINAL
Reset	0	cl	0 → 50	0 → 53
p1	0	-	50 - 50	53 → 53
p2	0	•	50 → 50	53 → 53
p3	XA	х	25 → 50	28 → 54
p4	XA	a	50 → 75	54 - 77.5
p5	XB	b	50 → 75	54 → 77.5
p6	XC	С	50 → 75	54 → 77.5
p7	X(AB+BC+AC)	-	100 → 100	100 → 100

#### 7. The Precise Correlation Determination

In the preceding discussion and evaluation, we had made the assumption (see introduction) that all code components are balanced, i.e., that there is an equal number of 1's and 0's in each, respectively. This is valid for the cl and CL, but not for the x, a, b, c, X, A, B, and C components, all of which have an odd number of bits, there being in each case one more 1 than there are 0's. Specifically,

```
x and X; total = 11 bits: probability of "1" = 6/11, probability of "0" = 5/11 a and A; total = 31 bits; probability of "1" = 16/31, probability of "0" = 15/31 b and B; total = 63 bits; probability of "1" = 32/63, probability of "0" = 21/63 c and C; total = 127 bits; probability of "1" = 64/127, probability of "0" = 63/127
```

To obtain the precise correlation, then, the squares in each Karnaugh Map must be weighed by the product of the row and column probabilities to obtain the squares own probability: This weight must be carried into the summations of the "agreement" and "disagreement" squares.

In the following analysis, direct reference is made in each case to the acquisition status and its pertinent Karnaugh Map in the correspondingly lettered sub-package of section 6.

It has been found easier to make the calculations in decimals, rather than fractions, of probability. Then,

x, X: 
$$p(0) = .91$$
,  $p(1) = 1.09$  a, A:  $p(0) = .97$ ,  $p(1) = 1.03$  b, B:  $p(0) = .98$ ,  $p(1) = 1.02$  c, C:  $p(0) = .99$ ,  $p(1) = 1.01$ 

a. In this Karnaugh Map the agreement and disagreement squares are equally balanced between the true and false fields of each of the components. Hence the question of relative probability does not arise.

b. In the Karnaugh Map for this case the upper two rows  $(\bar{x})$  have p = 0.91, the lower two rows (x) have p = 1.09. The probabilities of the eight summs from left to right are: 0.94, 1.0, 1.04, 0.98, 1.0, 1.06, 1.02, 0.96.

The sum of agreement squares, each multiplied by the double probability of its weight (product of row and column) is 24.5; the sum of disagreements therefore is 7.5. Correlation then is

$$\frac{24.5 - 7.5}{24.5 + 7.5} = \frac{17}{32} = 53\%$$

することを言うなると、これのないのでは、日本なるないので

Note: When the transmitter code at this point is changed to "clock" (cl), the correlation will be exactly 160%, since both clocks are balanced.

c. The probabilities for rows and columns are as follows:

Row 1 = .83	Column 1 = .91	Column 9 = .99
Row 2 = .83	Column 2 = .97	Column 10 = 1.05
Row 3 = .99	Column 3 = 1.01	Column 11 = 1.09
Row 4 = .99	Column $4 = .95$	Column 12 = 1.03
Row 5 - 1.19	Column 5 = .97	Column 13 = 1.01
Row $6 = 1.19$	Column 6 = 1.03	Column 14 = 1.07
Row 7 = .99	Jolumn 7 = .99	Column 15 = 1.03
Row 8 = .99	Column 8 = .93	Column 16 = .97

The weighted agreements can then be found to add up to 82, the weighted disagreements add up to 46. Then the precise correlation at this point is

$$\frac{92-46}{82+46}=\frac{36}{128}=28\%$$

d. The probabilities for the sixteen columns are the same as in c.

The probabilities for the four rows are 0.91, 0.91, 1.09, and 1.09. Then the sum of the weighted agreements is 49.4; the sum of the weighted disagreements is 14.6. The precise correlation is

$$\frac{49.4 - 14.6}{49.4 + 14.6} = \frac{34.8}{64} = 54\%$$

- e. Same as d.
- f. The row and column probabilities are:

Row 1 = .91	Column 1 = .94	Column 5 = 1.0
Row 2 = .91	Column 2 = 1.0	Column 6 = 1.06
Row $3 = 1.09$	Column 3 = 1.04	Column 7 = 1.02
Row $4 = 1.09$	Column 4 = .98	Column 8 = .96

Sum of weighted agreements are 28.4, disagreements are 3.6. The precise correlation is


$$\frac{28.4 - 3.6}{28.4 + 3.6} = \frac{24.8}{32} = 77.5\%$$

k. When all components are acquired of course we have a Karnaugh Map filled with agreement squares, so that unbalance of the components has no effect. Correlation = 100%.


#### REFERENCES


- 1. "Pseudo-Random Binary Coded Waveforms," by M. P. Ristenbatt, U. of Michigan, Ann Arbor, Michigan.
- 2. "A Hybrid Ranging System for Spacecraft," by R. T. Fitzgerald, P. Engels, H. Shaffer, E. Habib, and M. Mitchko, Goddard Space Flight Center Report X-521-64-71, Goddard Space Flight Center, Greenbelt, Md.
- 5. 'Coding Theory and its Applications To Communications," by L. Baumert, M. Easterling, S. W. Golomb, and A. Viterbi, JPL T.R. 32-67.
- 4. Research Summaries 36-1 to 37-23 Jet Propulsion Laboratory.


からなるます こうちょう いいろうというとからまするとなるとなるとなるとなるのであるとなるとなるとなるとなるのであるとなるとなるとなっているというというというというというというというというというという





NOTE DOTTED LINES MOICATE EXTERMAL COMMELTIONS






















LOAD SHIFT POSITION COUNTERS























/






	BOW!	-	1	DATE					
SENONED TABLE (1/17/64		NATIONAL AERCHAUTICS AND SPACE / DMINISTRATION							
		TAGEL 11/17/64		GO YOMO SPACE RIGHT CENTE					
4770	<b>MB</b>	2070	<b>*</b>		GRED-GET HD				
001840	74-H	TE'S E		CHER'S					
MANCH-METWORK ENGINEEMING				SEE MOS	APOLLO RANGING DATA SUBSYSTEM				
N.DO	ADC=		NO	4					
12	ξ.	14		677	RECEIVER COUCH UNIT I				
SACUTIV CLASSIFICATION					CHI DIFFINATO VARIOUS	RAI	DELWEST HC		
						ļ	7		


#### DUINESE NUMBER GENERATOR




#### MODULO NUMBER GENERATUR





#### DOPPLER NUMBER GENERATOR








MANNY MANNY APPROVED	TABLE SPRING	BATE SIZZOBA RB	MATICIPIAL AERONAUTICS AND SPACE ADMINISTRATE OCCORNIC INACE AIDMIT CHIMIN ORIGINALE INC				
10401- IE							
THE STATE OF THE S							



























R, PI, P2 AND ASSOCIATED WINEFORMS


#### - PLANAMEN - SEE 04 #PROPURE - \$PANAMEN - SEE 04 \$PANAMEN NO 12

101




i 1A, 1B, 1C and 1D are minor cycles. "O"
2 Waveforms are for negative logic.
3. Waveforms (2) through (8)(6) and

(7) do not nacessarily occur during the same major cycle. Waveforms (1) through (5) show the taming of a 31 bit number (1's and 0's not shown) relative to the unit subtract pulse (6).



APOLLO RANGING DATA SUBSYSTEM




<u>.</u>

1D 1A 1B | 1C | 1D | 1A | 1 +B | +B


E SHIFT POSITION tB tC tD tA tB tC tD tA tB tC tD tA tB tC tC tD 5# Ìο •0 13

HOTE
WAVEFORMS ARE FOR REGATIVE LOGIC TO THE PARENTHESIS ON WAVEFORM (I)


p4 START





PS AND ASSOCIATED WAVEFORMS (p4, p5 AND p6 ANE SMALLAR)



NOTE: WAVEFORMS ARE FOR NEGI







								Δ	В	С		FUNCT
INPIT	É CONTI	ROL RELA	AYS CA	48LE		1					41	
•	′		-			,					42	
-		-	· <del>*</del>	<del> </del>	<del></del>	† '		1	1		43	
<u> 01</u>		ACUR DI	RERATION	MAL	KA!	'			[		44	
10						'		1			45	
ويد إ		TRAUS L	LOOP TO X	MIR	KA 2	JIB20	+	j	TR-51	AUT-11	46	To
20	ļ	1				1	+			AUI-12		T
03		TRANS 6	4000 TO A	REUR _	KAS	-	-		المريب	1000	48	
30.				-		11809	+		TR-19		49	£ 2.7
. 04		TRANS L	LOOP LO	FK	KA4	11810	+		1	AUITO	150	T30
40						10.2.	1	-	<del>/ `</del>	HUZ IC	51	
05		RCUR 1	اعر بعد	×	KA5	. '	1		<del></del>		52	
50				-		-	-		1	<del> </del>	53	
06	l	CLOCK 4	DOP IN LO	act.	KAG	<u> </u>	-		ŗ		54	
60			. +			<b>」</b> ,	-		<del>                                     </del>		55	
07		SPARE			KA7	7	1		<del> </del>		56	
70	<u> </u>					1	-		<b> </b>	-	57	1
08		SPARE	· -		KA8	1 '	H		<del> </del>	<del> </del>	58	
30			,	,		'	-		<del>                                     </del>	-	59	
			1		,	1 '	-	<del>_</del>	t	-	60	<b> </b>
					,	1	H		<b> </b>	-	+	<del> </del>
		-				1 '	-		<del>                                     </del>	+	61	<del> </del>
	1-					1 '	<b>—</b>		<b> </b>	++	62	
	·	- N	· ·	·	ļ	1			<b> </b>	<del></del>	63	
- 1	-	1	1		- 1	JIA20			TR-71	1	64	
				1		JIA04	ÀΨ	<u>I-25</u>	TR-24	+		±4
1		-	-1		,	·			<u>'</u>		66	
				1	שמע	'		]	<u> </u>	1	67	
56	1	TKHNO	LOOP 54	wc ;	KC4	·			<u> </u>		68	<u> </u>
-0	<u> -</u>	ar, au	Jugary,	1	1	JICO9	L	]	TR-69	+	69	±29
_ 59	İ	KELAI J	WARYC	DATAGE .		'			<u> </u>		70	
70	+		1	1		•					71	
79	-	RELAT_2	EUPPLY M	LINUS 1	1 1				ſ'		72	
	<b>∤</b>		ļ '	<b> </b>	ļ <i>!</i>	J.C03	AL	A-29	NG-23		73	p3
+	· ··		1-1-1	1	<b>↓</b> <i>J</i>				UG-24	T - 1	74	7
	t '		···- '	1	ļ- ·- '	•	1		A16-25	1	75	25
}	f'		1	1	1	-	•		N6-26		76	
}	l '		7	† !	,			17-22			7.7	tc
	t '		,	,	ļ !			I-21		1	70	
	<b></b> '	<b> </b> '	· !	1	\ <i>!</i>	1	<u> </u>	<u> </u>		1	79	<del></del>
	<b></b>	ļ	<del> '</del>	l !	1	ļ	TAU	<u>I-i3</u>	<del> </del>	H +;	80	
	<b> </b> '	i'	1!	1	\ · '			ب هست	<u> </u>	سلسا	÷-7-	فيرجوناني باري مستهول الخوود
1		1	ţ ,	, " ".5" t	į į	i			,	•		

to the state of the second 
DRAWING 16: PROGRAM UNIT (PU)

			DRA	AWIN	IG 16		PRC	GRAM UNIT (PU)							
Ų	_		8	·	С			FUNCTION	INH	<del></del>		C			
	13001		J70					Man Program			<b>-</b>	<u>t</u> A	t 29		
	J3A0Z	1	127 h	:			. 2	3ar_				, ŁB			t,
	_ J3AC	1	12-7	•			3	Reset Pulse		<b>†</b> 	1	±C.			t.
	J3A04 J3C02	1 i	157 17F	- 7	UI-	Un	; <del>4</del> ; 5	Start Pulse	<b> </b>	-	•		t 29		Į.
	103602	5	_ i					MAN. SHIFT BAR	<b>-</b>	(3)	+ -	. <i>L</i> .	+ 6 <del>4</del> 1.		_
	1				HUL 1	•	7	JAKI PLAN IN	-	1	,	+	•		
	]		•				l e		}	(4)	• ·	<del></del>	·		
	]		į	1			3			5	<i>-</i>	•	£29		
	4	1		;			.0		†A	(1)	, Ş.	<b>.</b>	1,29		
	4	± .	-	A	UI-	19		DELAY COUNT FINISHED	_	KA6	KAS	KAI	RC		!
	-						12		RL	NR	p2	<del>+</del>	<b>-</b>		Ŋ
			<b>.</b>				14			1		,RL			N
	1		A		4UI-1	15	15	Acquire Gate	j	, ,		NR		<b>→</b>	P
	1		$\frac{A}{A}$	I	ייני. העובריים		16	Bar		1 /		NR.		<b>→</b>	ļ p
				•			17								F
			•	•			18		1			, NR			/
	J3309		C 1511	V	_			Convert Command Bar	}	1/		NR.		•	P
	4	1 5.				_		START DELAY	-	17	-	, NR	+ -	-	ŗ
· ———	J3A10		15a	- 1			22	Frog. State (Static)	<u> </u>	1 /	, NR	<u>.</u>	,	<b></b> -	F
े. व	J3A11	Derr-	156 23 15c	- 17	p 2 s p 3 s		23	11 11 11 3	PZ	PCS	<u></u> /		- 1		-
~ 	J3A13		24.05d	1	p 4s		24	u + 4		ples	. p6		<b>-</b>	L	P
;; ;;	-	1	25 15 e		055		25	5		A	, ,	<b>4</b>	$t_I$		
			21 15£		P65		<b>5</b> 6	. " " <u> </u>	1	p 3	04	p5	06		
N.		8	27 158	1 1	p 7s		27			//	to	<b>Y</b> '	<del>/</del>	[ -	-
<u>*</u> 	13A17	F	c! 5 7	- 1	Rs	•	28	a n n Reset	NR			Ý -	~~·	7 -	Į.
	-	RCI-	ĭ	1.	SY	-	29 30	Sync.	(p2	p/	+ - (	Ý -	<del>├</del> · <b>﴿</b> <del>-</del>	•	
	13A19	<u> XC I</u>	33 RT - 4		57 KA5	- 1	31	Reyr_inlock	PL	P'   -	<del></del>	Ý	<del></del> (		
	J3A20		15-9 15-3		KA1		32	RCUR OFFRATIONAL	7,4	<u> </u>	+	Ŷ	+	<b>-</b>	+
	J3AIB	}···	15-4	_ 7	A6	•	33	CLOCK TODO IN FOCK	p6	P5	+	-	-	<b>_</b>	F
	1	<b></b>					34		1	50	+	<del> </del> -	to	<b> </b>	م
<u>r</u> :	]						35			ļ	+	<del> </del>	<b>+</b>	L	_
	-4	AUII-3	6		AC.	•	36	ALQUIRE COMMAND			<b></b>	, <del> </del>	·		L
	JIC 07		RT-2		07		37	77	(coi)	(0)	(0)	COU	(w)	100	
	•	AUI-		//	R		38	NON-RESET STATE BAR			<del>  *</del>	<del>+</del>	<del></del>		
<u> </u>	4	AUT-3	- 1		; <u>~</u> =	+	39 40	Comp. Acq'd.	-		<del> </del>	154	+	77.5	٥
Ç	i	AUS-4	GI	L	ŝŦ	_	~ U	Shirt Time (1) Per	<u> </u>	1		<u> </u>		K 15	

C	<b>,</b>	<del>,</del>	1	8		<b>,</b>	<del>,</del>		Δ		Δ	DES	#	FUNCTION
, <u>tD , ±29</u>	<b>&gt;</b>	ŽĀ	±B	, <del>E</del> C	£D.	-		•	<b></b> .	±29	ļ	tA_	1	Monor Cycle A
, tD , t29				 ├	- ;				<u>-</u> } ·	• - •		tB.	2	
ED. t29			· •	<u> </u>				' <del>-</del>	 <del>i</del>			tC.	3_	
tB, 129			- :	<del></del> • !				<u> </u>	<u>-</u> }			tD	4	<u>" " D</u>
<del></del>		-	1	<del>-</del> -				-	<del></del>	·		RC	5	Reset Commana
<u> </u>	-		<u> </u>	1 1				!				ŞÇ.	6	Start Command
+ +A		SS	. حجد ٠						<u>-</u> ·			S	7	Start Gate
(5) £29		(2)	NR	$\mathcal{S}$ ,	t29				<b>-</b> • ⊣			I	. 8	Step Pulse
· · · · · ·				<del>-</del>			; }	• •	— : ·	į		RL	9	Revrin Lock
,K14.		PI	• -	<del>!</del>			-		 } ,			NR	10	Non-Reset State
+ RL				i †			,		-			١/م	+1	p/ "
KAL KAZ	€-	(11)	<del>                                  </del>	+				i -	<u> </u>			p2	12	p2 " (Sync)
KA4	•		KY3	· //)					-	ł		3م	13	p3 "(Acq. x)
(39)			+	+				, -	- ,			194	14	p4 "("a)
(39)			1	_ 			1		<u></u>			محم	i5 i6	p5 " (" &)
(39)		-	+ -	<u> </u>					<u> </u>			06	10	p6 "("c)
(39)				- +			- 4	r 3		V	c v	P7	18	SYNC F.F. (Kange)
	<i>p</i> /_	=	الم	7		NR	ار 	ر ککس د	<i>SY</i> ,	- 4	SY	SZ	19	SWITCH LOOP
- · +·		<i>2</i> 4€	<u> </u>	+ 			عجو	P3.	·			AC	20	Acquire Command
+ + -				<del> </del>			- 1	 	· '			A	21	" Gate
ta ta				7	Ţ30 _.				· ·		۲	<i>51</i>	22	Shift Time (!)
<u>, LD , t4.</u>	-			;+ /		7	. <	7			Rs	p/s	23	Convert Commana
.+ + +	p/ p3			y- ·+		<b>}</b>	(	p / p3	NR	Í	p2s	p15 <u>p3s</u>	24	Program States
·				<b>}</b>		7		(25	PZ	·{	′	/	25	(Static)
41	p5 p7		1	1	· · 〈			72.	P4.	} - {	p45 p65	252 27 <u>5</u>	26	· · · · · · · · · · · · · · · · · · ·
***************************************	PL			<del>}</del> ——		μ		Ψ <u>_</u> -	P 6	, _Z	P 63	t ² 2≥ SD	27	START DELAY
<b>*</b>		pZ_	pls.	<del> </del>				+	<del></del>		-		28	
+				<del></del> +				<del>}</del> -					29	
			8	++ 7	6	5	4	+ حی	. Z			KA	30	SYSTEM INDUTS (A)
<b>€</b> }			<b></b>	<del></del>		<b> </b>		<del> </del>	<del></del>				3 i	
§.	4		} _* ,	3		· ·	2	† - <del></del> -	<del>-</del>	/		KC	32	SYSTETH OUTPUTS (C)
	L						·						7-65	the same of the last of the la
The state of the s									109					
r i									3					

		Α	8	С		FUNCTION	_		1	В	С		FUN
J3c01	4		17-E	AUX-13	41	MAN. SHIFT	]				AUE-1	1	SHIFT 6
	+		PU-5	AUT - 14	42	" " BAR	]					2	2
J3A05	+		17-C		43	MAN. STORE	]					3	
JBA06	t		17-2		44	" " BAR	]	+			AU TZ-4	4	START IN
J3A07	+		17-1		45	"STORE" PULSE	]	+			AUII-5	5	,, ,,
					46		]					6	
					47		]					7	1
					48		]				Î	8	
					49		]				i	9	
JBBIO	+		152 F		50	Vandrau OUTENT O	}	+		PU-50	AUE-10	10	<del>730</del>
J3611	+		152 R	ļ	51			+		PU-16	<u></u>	11	5.
J3812	+		152 1		52	22		+		1	AUT-12	12	E,
J3.813	+		152 J	<b></b>	53		]	4-		PU-20		13	START D
13.814	+		152 T		54	4	]	+		PU-6		14	START D
J3915	+		152 7		55	5	1	+		PU-15	AUT-15	15	ACQUIRE
J3B16	+		152 E		56	6	Į	+		PU-16	AUII-16	16	11
J3817	+		152 P	<b>[</b>	57	7	1	·	16		AUT-17	17	TRANSFE
JBBIY	+		252 A		58	8		•	YG		AUT-18	18	4
J3B/9	*		152H	<b></b>	59	9		6	UK	PU-//	AUX-19	19	DELAY COL
J352d	+		152 HH		€0		1803	上		NG-56	AUT-9	20	SHIFT G.
			P.J-38	+	61	NOW-RESET STATE BAR	]			PV-78	+	21	To
		ì	TX-21	+	62	21	1			90-77	+	22	Tc
	40		TR-72	+	63	TL	ļ			FU-BO	+	23	TP
J3C04			15-1	+	64	DIGISW INT. NO. D	Į	AU	7-21	PU-54	+	24	To
13605			16-2	+	65	4	]			PU-65	+	25	t+
93606			J5-3	+	66	<u> </u>	JIAOL	AU	7-25	TR-26	+	26	Th
J3C07		- 1	15-4	*	67		JIA07	L_		TR-27	+		
13cos			15-5	+		8	JIAOB	_		TR-28	+	28	Ta
J3cog			15-6	<del>*</del>	69	99	J1H09			TR-29	+	29	T9
J3C10			J5-7		70		JIAIO			TR-30	ŧ	30	T10
43C11			15-8	+	71		ગામા	<u></u>		TR-31	÷	31	Tu_
13612			15-9	+		12	JIA12	-		TR-32	+		Ta
13613			15-10	+	73		JIAIS	<b> </b>		TK-33	<u>+</u>	33	
J3C14			15-11	+		14	SIMM	<u> </u>		1R-34	+	34	Tet
1345	<del></del>		15-12	- +	75 76	15	JIA15	<b>_</b>		TR-35	+	<b>35</b>	tis_
J36/6			15-15	1-3-	77	16	JIAIG	L.		TR-36	+	36	EIL
U 3C.17 U 3C.18			15-14		78	17	JA17			TK-37	+	37	<b>5</b> 17
13419			15-15		79	18	JINIS	-		TR-38	+	38	Tia
	 دري	Z-30	15-16			Shier C	JIAIS	• .		TR-39		39	T12
			<u> </u>	171		SHIFT COMMAND	JICID	W	7-26	TR-70		40	Lee

ING 17: ACQUISITION UNIT I (AUI)

CTION	INH			D					C				ا	8	
ATE BAR		(64)	1		to		(65)	)	<b>.</b>	74		(66)	<b></b>	<u> </u>	TG
		(68)	· 	•	ta	 	(69)	; } 	· 	T9		(70)	· •	· 	TIO
76.		(72)	•	•	Trz		(73)	)	,	I13		(74)	↓ - ==	<b>+</b>	T14
BAR	L	(76)		•	II.		(77)	<b>.</b>	' ∔	tio.		(28)			TIA
		UH	(5)		<b>.</b>	->	UA	UB	VC	υġ	-	(4)	l 	· •	
				Ĩc	Z2			T : e	-					<u>-</u>	
		ŪĒ	(1)	(14)	•		(20)	(14)		<i>ţ</i> 7		(13)			£13
		1		UF			j .	٠	UF	' 1		Ì	ĭ	. ⊋ς	
		UG		•				<del></del>	<del>                                     </del>						
	r	-		<del>-</del>				<del></del>	+				<del></del> -	+ 	
ELAY		UK	<u> </u>	<b>+</b>	To		UK	<del></del>	+	±30		UH		T.	70
ELAY BAR	Te	U.A.	<del> </del>	+	+ 60		(53)	<del>                                     </del>	<del> </del>	' ]		J		450	
GATE BAR		1/4	<del>                                     </del>	+	<del> </del>			<del>                                     </del>	<del>i</del>	T.		(57)	<b></b>	<del> </del>	T4
CATE	te	VA	<del> </del>	<del> </del>	+	<b>-</b>	(52)	+	+	to		(56)	<b>+</b> -	<b></b>	TY
" BAR	Te	VB	<del> </del>	+	+	-	(51)	+		<i>L</i> .		(55)	<del> </del>	<b>+</b>	ty
NT FINISHED	Ta	VC	<del>-</del>	5	<b></b>		(50)	-	-	t.		(54)		5	T4
17E		UF,			<b>+</b>	ļ	UF,	_		<b></b>		VD.			}
	<u> </u>	(60)	<del></del>	<del></del>	Cc	<b> </b>	<u> </u>	<del>-</del>	<b>-</b> +	<b></b>		ļ	<del>-</del>	<b>-</b> ├	<del></del>
	UK	<i></i>	٠	VO,	VD		VE	VD.	VO			,		VD	to
	(5)	VF	YB	YC	<b></b>		VF	YB	YC			VF	YB	YC	
	(5)		YB	<b>+</b>	+		VF	YC	+			Y8	YC	<b></b>	
	<u> </u>	YA	<del></del>	<del></del> -				<del></del>	<del></del> -		_			<del></del>	
		•		<del></del>	-			<del></del>	·		-			<del></del>	
			YG	· 	(16)		YC	YG	· 	(16)		(15)		· 	230
		YD													士
		•							<u> </u>						
		YF	YC	YE			YF	Yc	ŸĒ			YC	Ϋ́Ε	. — <del></del>	To.
		YG		ı	Ī,			(42)	ľ				(44)	(00)	
.,		Υμ			Ē		YJ		<del> </del>				······································		
		(45)			+=-				<del></del>						<b>=</b>
		-		<del> </del>				<del></del>	! ——						
				<b>}</b>				<b></b>	<b> </b> -					<b>—</b> —	<b>—</b>
				<del></del>	<del></del> -			<del></del>	<b>—</b> —						<b>—</b> †
	<u></u>	-,					-					<u> </u>			

Α	دُہ	DES	#	FUNCTION
(62)	-	UA	-	INTEG. No. INPUT.
(71)		UB	2	p
(75), Is		υc	3	
(79) E12		UD	4	
		UĒ	5	INTES. No. COMP
-		₽C	6	SAMPLE TIME
(12)	1	UF	7	DELAY COUNTER LONDING
UF ZC		UG	8	DELAY_COUNT-DOWN
			9	DELAY
		UH	10	COUNTER STORME
		UK	+	A. AY COUNT FINISHED
<del>-</del>		VA	12	VOLTAGE SERIALIZER
		VB	13	fi •
(59)		VC	14	p H
(62) [E8		VO	15	<b>A</b> (1)
VP.		Δ	16	
<del>-</del>		٧Ē	17	KOLTAGE DIGN DETECTOR
VE VD		VF	18	YOUTAGE & GATE
VF YB YC		YA	19	INTEGRATOR ADDER
(15)		YΒ	20	" LARRY
		٠	21	)
(a)		YC	22	" WELDY LINE
		YP	23	HI-CORANL STRANG
		4.5	24	
		YE	25	" DOLLAY LIAM
YC YE To		YF	26	MAKENTURE COMPAR.
YH (4) (43) Ti		YG	27	PRAMARE GATE
- 177		YH	28	MAN STORE GATE
		Y./	29	STORE COMMAND
		<i>u</i> .	30	SIVE LOS INVE
			31	
			32	
أدوي والمراجع والمراجع وأوجوع	<u></u>	است.	7-65	JPL 1324 APR 63

		Д	8	С			FUNCTION	INH			D				
	•	₹W	AUI-!				SHIFT GATE BAR	(2)		Tzu)	<u> </u>	-	-	$\Box$	(3.
J3A08	+		17.0	RCII-	19	2	SHIFT RT. MANUAL		<del>                                     </del>	1	Α	+Z	P	1	
J3A09	+	<u> </u>	JTP	RCIT-2	20	3	11 11 11 BAF		25		+	ZU		(13)	1
	·	UN	AUI-4			4	START INTEG. GATE	140)	ZL	79	(14)		<b> </b>	(19)	7
•		UN	AUI-5		-	5	" " " BAR	<u>ا</u> إ	ZW	<b>+</b>	<del> </del>	T,	_	ZV	
	<u> </u>		<del> </del> <del> </del>			6		₹W	<u> </u>	. )	( -	- )		† )	Zh
	<b>.</b>			<u> </u>		7		(+13)	I	-	<del>-</del>			(19)	,
	<u> </u>					8			עע	<del> </del> -	+	$\overline{z_i}$	<b></b>	UM	
	<u> </u>	ZW	AUT-20	<del> </del>		9	SMIFT GATE	<b>i</b>	†	12-	+	+			
	土.		AUI-10	<b> </b>			T30	<b>                                     </b>	Ι.	UM	<del>i</del>	+		21	<del></del>
	+		AUT-11			12	To	}	(27)	(31)	<b></b>	Z5		(27)	(32
	<u>+</u>	<u> </u>	AUI-12	0.4.7			<u> </u>		(29)	<b>.</b>	1	T2		(29)	L
	+		AUI - 41			13	MAN. SHIFT	ł [	1	(16)	1	T.		ZK	1
	<u>+</u> +		AUI-42	7	16	15	MAN SHIFT BAR	<b> </b>	Ī	1	1	元		ZW	ľ
	<del>7</del> +		AUI-15 AUI-16	1		16	ACQUIRE GATE	1 -	]	<u>ZH</u>	1	1		'	'
	+		AUI-17			17	TRANSFER GATE	<b>                                     </b>		ZF	(16)	ZR		ZH	2/
	+		AUI-18	ļ		18	II I BAR	1	₹G		<del></del>	+			
	+		AVI-19			<b>├</b> ──	TELA I COUNT SINBHED	1 L			1				
	•	ZWs		RCII-	10		SUITE GATE STATIC		ZK	<b>Z</b> //	1	' ] . !		ZL	(16
			AUT-24		+		To		T	(16)	<del></del>			<b>⊋</b> K	<del></del>
			AUT-13		+	22	T.2			T	r	+			
J3A03			TR-23		+			<b> </b>		(18)	757	+		ZH	(/7
J3A05			TR-25		+	24	T.S	<b> </b>	ZM	-	-				
	L_		AUI-26		+	25	TL			<b></b>	<del></del>				
	<u> </u>		AUT-40		+	26	T30		ZP	1		<del>7.30</del>		ZG	私
13B01	_==		37A		+		NORMAL CODE		20	(11)	1			<del>ZP</del>	
J3802	Χí	-22	J78	<b> </b>	4	28	" " BAR	!	24	1.0/	<del></del>	+			, <b>E</b> _ E
	_		PU-73	<b> </b>	+	29	23	<b>[</b>		<del></del>	+			<del> </del> +	
	_		PU-74		+	30	ρ4	<b>                                     </b>			<del></del>			<b>├</b> ──┥	<b></b>
	$\vdash$		PU-75	} 	t.	31	<i>p5</i>		ļ	<b></b>	<b></b>			L	<b></b>
	-		PU-76		├-	33	ph.	1	Ì		, 1				<b>.</b>
			<del> </del>	<del> </del>	-	34					,				
			10.00	<del>                                     </del>	-	35		{	<u></u>		<del> </del>				<del></del> ,
	-		AUT-62	-	+			<b>                                     </b>	<b>-</b>	<del></del>	<del> </del>	<b></b>		<b></b> -	. ——
	<u> </u>		PU-36	<u> </u>	+	77	COURT COMMAND	<b>1 ├</b> ─	<b></b>	<del></del> -	<del> </del>	•——		<del> </del> -	·i
	<u> </u>		AVI-80	31/	†	38	SHIFT COMMENS	1 📖	<b> </b>	<b></b>	<del> </del>			<u> </u>	
	<u> </u>		L .	30	1.		Com! Aca's	1 L		<b></b> _					
			PU-40	<del>  ***</del>	-	40	SHIFT TIME (1) BAR	1		,	,	,		 ]	
			idelin ele Terre		-	•	Allemateria etekini ilika 🗢 1947 digunar	· Name			•	-		h	

С					3				Δ		Δ	DES	#	FUNCTION
)	230	27		T30			-	X₹T	<b>.</b>	T,	27	20	1	MAN SHIFT FE'S
·	· 			 +	' <b>-</b> 				¹ <del></del>	· +		25	2	li Pirit
(14)	ŪΡ	ļ	(13)	20	<b>2</b> 5			- -	_ <del>_</del> <del> </del> -	· <del> </del> -		20	3	SHIFT COMMAND
·			(36)			<u> </u>		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	<u>-</u> -	· 		ZW	4	SHIPT GATE
<i>i</i>		(40)	SW	<u>, , , , , , , , , , , , , , , , , , , </u>		X	-	(45)	5W	ZL)	ZWs	5W	5	SHAT! CATE STATE
i'P		<u></u>		<del>-</del>	<b>-</b> 			_ <del>-</del>	<u>-</u> +	<del>-</del> -	 	UM	6	START LATER OWER
<b></b>	 		 	-	<del>-</del>				<u>-</u> +	<del> </del>	ļ	1111	7_	11 11 GB-5
+	ļ	 }	(36)	· <del> </del> -	<b>-</b>	<b></b>			<del></del> <del> -</del>	+	ļ	UP	3	SEACTOR E.E.
<b>)</b>	T6		(28)	(31)	<b></b>	Ti	126	) (32)	<del> </del> -	Tz		20	9	SHIFT POS CATE, INPUTS
+	To		(30)	+	+	To	2	<b>D</b>	+	+		#E	10	
+	T1			<b>-</b>	<del>-</del> 	<b>├</b>		<del>-</del>	<del>-</del>	<b>+</b>		₽R		" " RE-IAND
1	T.			,		<b>├</b>		<del>-</del>	<del>-</del> -	+		<b>Z</b> F	12	" "CONTREL
= (16)	ZK		Æ	(15)			26	FIZR	<u> </u>	<b></b>		<b>3</b> G	13	" " "LOADIAK
+	—— +			+	<del></del>			+		1			14	N 11
+				<del></del>	<del></del>	-			(30)	<b></b>		<b>⊋</b> Η	15	ZELAY LINE
4	t1			<del>-</del>	<del>-</del>	igcup 1		-+	+	+	ļ	3/	16	ANISH ( OME) DET.
+ -	tzo			<del>-</del>	<del>-</del>	<b>├</b>		+	<del>-</del>	+		26	17	FINISH MENEL
1,22	<b></b>		ΒN	76	<b></b>			<del>-</del>	<del>-</del>	<del> </del>		₽M.	18	SHIFT POS STOR LOADING
+				<del> </del>				+	6	$\overline{}$	<b> </b>		19	<u> </u>
+				<b>+</b>					<b>1</b>	+	-	<i>₹\</i> /	20	DELAY LINE
<u>i</u>	<b></b>		<b>Z</b> G	ZM	<del></del>	+		<del>-</del>	<del>-</del> +	+	ļ	₹ <i>P</i>	21	EQUALITY DET.
	T30		(13)	<del> </del>				+	-	<b>+</b>		3.8	55	COMPONENT ALE
+	<b>+</b>			<del>i</del>	<b></b>			+	+	<b>+</b>			23	
+			<u> </u>	<del> </del>	·				<del></del>	<del> </del>	}		24	
+	<b>+</b>			<del> </del>	<b></b>	<b></b>			+	<b></b>			25	
,+	<b></b> -		<b></b>	<del> </del>	<b></b>			+	+	<b></b>	<b> </b>		٠6	
, <del>                                     </del>	<b></b>	<u> </u>		+	<del> </del>			+	<del> </del>	<b></b>	<b>_</b>		27	
-	<b></b>	<b>_</b>		+	<b></b>	<del>-  </del>			+	+			28	
<u> </u>	+	<b></b>		+	<b></b>	<del>                                     </del>	<del> </del>	+	+	<b></b>			29	
-	<b></b>			<del> </del> -	<del></del>	+		+	+	<b>†</b>	<b> </b>		30	
+	<b></b>	L	ļ	<del> </del>	<del> </del>	·		+	+	<b></b> -			3;	
]													32	
												5-	-7-6	JPL INST APR 6

	A	8	С			FUNCTION	HAI NH	D	(
	da		RCIT-		1	DELAYED XMIR	CODE	CW LW QWXW	-
		ļ	ļ	_	2			coget at ch	
	<b> </b>	<del> </del>	<del> </del>	_	3			O E	- D 0
	   <del> </del>	<del> </del>		<u> </u>	4			cfu ct	chists
		<del> </del>			5		(22)	cliste.	ch ch
	<b>-</b>			-	5 7			eng.	csg.
				-			j	ch -	r.F.
	Cri g	<del></del>	RIL-5	- 1	9	En GALSATO	£	$\overline{cf}$ .	₹. S
į	• c.g	<del> </del>	RCI-	- 1		ba			C.F.
			RCI-1	•				7 7 7 7	
	· 6.9	<del> </del>	ACI-/		!2	a. "		Esg , Et , & P1 ,	- trait
	· 28		RCT-	•	: 3	7 11		\$\$3 IP.	- Hartie
	0				14			69 BF	1. L. L. F.
					15			lng.	b52
			l		16			184 -	- R\$, C
	<b>-</b>	ļ	<u> </u>	_	17			IF.	$\overline{\iota_{t_1}}$
				_	18				
	-		<b> </b>	_	19				- agaf
	2.5		1		20			af, af,	at, at,
		AUX-27	ļ		21	Norman Con		ag	→ ag cif
	KCJ-22	AUE-28	<del> </del> -	+	22		Bar		af,
			<del> </del>	-	24				27.
					25			xg x f2 x f3	_
					26			1 -	-3 -5
					217			₹3 +x F2+	XP XP2
					26			X9 +	++=
					29			1-12-	X Pa
		ļ			30_			<u> </u>	7B.
					31				
:_		<b>.</b>			32			af 19	49. cf.
)3 <i>803</i>	000 00	15-21	-	+	33		3 1		
	RCI -35	i .	+	+	34	" "B		xfe Cl	X 8 7m
J3805	<b></b>	U5-38	+	+	35 36	XC CN		(35) (33)	1
	<del> </del>	<del> </del>	+		37			A Cl	A CL
		<b> </b>	1	-	38			db	db,
	l		1		39			Ja -	
JICZO		TR-73	aw	٠	<b></b>	"31" Word Der	25124		

Cf. Lf. — Cfs. Lfs. — Cfs. Lfs. — Cfs. Lfs. — Cfs.	` `	8	٩	Δ.	DES	#	FUNCTION
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					w		MORD COUNCIDENCE DET
	cfilt	- checkeste			LIU.	2 .	When Devestor
Comparison   Co					Cng.	3 	Cn GRAMANTOR
Cf2	÷			:= / ⁻	•	4	CS. GENERATOR
2		- ang cog of cf.	- chate ate ate	5/5	¢ <u>₽</u>	5	Follower N
\$\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\fra	$\geq \frac{1}{2}$	$cf_2$	$cf_i$		Δ		<u>.</u>
## 1	$\frac{2}{2}$	ctz.	RF.		Δ		
Ling   10   Lin Centralizar   Ling   11   Lin Generalizar   Ling   12   Follower   Ling   12   Follower   Ling   12   Follower   Ling   14   Ling   12   Follower   Ling   14   Ling	<b>→</b>		c95.		Δ		
1   1   1   1   1   1   1   1   1   1	A. L. L.	- 18. 1. fe	<del>-</del>		1		WORD DITESTOR
1	+	<u>-</u>			bing	10	An SEWERATOR
1   1   1   1   1   1   1   1   1   1	+		··		lsg		As GENERATOR M
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		- Ing big If IP	← IF, IF, IF,	4/4	49	├─-	Fourwer
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	2	18. Q	16 fr.		Δ		ļ
af, af; = af;   - 3/3 af   17 Followers   3/3 af   19   3/3   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   19   3/4   3/4   3/4   3/4   3/4   3/4   3/4   3/4   3/4   3/4   3/4   3/4   3/4   3/4   3/4   3	<u>ا</u>	A. C.	1.f., -		Δ		/
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2f, afz	- af			aw		Ware Peractor
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		-	<del>-</del> +		ag		1 - 1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	af, 272			3/3	af		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 + - 1						ļ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 + -	af.	a₹, , , ,		Δ		
3/3 xf		-	<del>_</del>		XW		WORD DATEGOR
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	<del></del>	xf, xf2,xf2,	<del>-</del>	7/	χg		X GENERATOR
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	·+-			3/3			Follower
CL 25 CÉ GENERATOR  26 MAJORITY FUNKTION  CR (34)	$\neq$	xf.	xf,				<b></b>
	2 + -	TE, T	X <del>*</del> I		$\Delta$		
CR (34)	+	<u> </u>			cl		CE GENERATOR
JPL-1 - Q Q 28 XMTR. CODE OUT PUT  - da 29 cl comp. Detector  db,			- <del>-</del>				MAJORITY FLANSTION
db. db. db. 30  SPACE SIMULATOR  30  40  30  31  SPACE SIMULATOR	CR (34)	x f2, 750 cl	cl (33)		k		Coor Complete
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			JPL-1				\$ 1
3   SPACE SIMULATOR	+		<del></del>				CL COMP. DETECTOR
(a) 40 db 32 SIMULATOR	<b>→</b>	$dD_2$	$db_{i}$		4		
			(6)	<u>,                                    </u>	- ] L		SPACE SIMULATOR
			30)	10			P 324 AFF 63

A	9	С		FUNCTION	INH
			2		
+		RCII - 3	3	"!" Word Detector	
		RCII-4	4	Left Shift Cond	
1		RCIT-5	5	" " Bar	L
+		RCI-6	6	Right "	
+		RCF-7	7	" " " Bar	1
4- [	XC-8		8	on Generator	} <u></u> -
+	XC-9		9	Cs Generator	CP
+	XC-10		10	In Senerator	CP
+	XC-11		+1	Li Generator	
+	XC-12		12	a Generator	<b> </b>
			13		-
· CF		RCI - 14	14	C Comp. Foll.	
•   8F		RCII - 15		B " "	1
· AF		ACI - 16	16	A	
			17	4	-
			18		<u> </u>
		-	19		
			20		
	XC-21	+	21	NORMAL CODE	
	XC-22	<del></del>	22	" " Bar	}
<b></b>	76-22		23		BP
DO 11 - 21	PU - 24		24	• // a	BP
•	PU-25	+	25	p4s p5s	
	PU-26	+	26	p 6 s	<b>}</b>
VCT-VA	70-20	- + <del>T</del>	27	7.3	<u> </u>
			28		
			29		
<b></b>	<del> </del>	├── <del></del>	30		
	<del> </del>	<del>  </del>	31		
	D2/ =0	<b></b>			<b>L</b> -
	FU 29	+	33	Sync. Bar	
KCII-34	20-30	±	33	Sync. Bor	
	<del> </del>	<del>  </del>	34		=
	<del> </del>		35		AP
<b></b>			36		
L			37	14-4-4	
RCT-38	<del> </del>	AW.	38	31 Word Detector	
	<b> </b>	<b> </b>	39		
<u></u>			40		L

INH		<u> </u>	)		, ,		С
	CW.	8W	AW	/3)			
	CsG	CF	CF1	CF		Cr.G	CF CI
	CW2		$\geq$	_	-		$\bigcirc$
	1	ĊW	•				(26)
	(5)	CW	CL	ļ			·
] 	CK	CW2	•			(6)	(26)
CP	CF4	CF5	(39)	(21)		CF4	CF5 (3.
	i			(22)		CF,	CF2 (3:
	1		•	1		CsG	
	CF4		$\supset$	_	-	CFS	2
	CF.		$\geq$		-	ĈF₃	$\bigcirc$
			$\geq$				$\bigcirc$
	EsG	BF	BFI	(22)	<b>→</b>	<b>B</b> ₂ G	BF B
					-	BW	9
	BL	BV	· 			(4)	(25)
	•	8W					,
		BWZ				16)	(25)
BP	8F3	BF=	(33)	(21)		8F3	BF4 (3:
<i>8P</i>	8F	<b>3</b> F ₁	(33)	(22)			8F, (1
	82G	<u>-</u>	· 	<b>.</b>		$B_{\mathbf{s}}G$	+
	BF		$\geq$			BF3	2
	BF.		2		-		
		 	 	· • {	-	AG	AFĀ
	AW2		2	-	-	AW,	$\bigcirc$
		AW		· 		(4)	(24)
	(5)	AW	AL	<b></b>			
	,	AW2	•			(6)	(24)
AP	AF,		'	1		ĀFI	AF3 (3)
<b> </b>	AG.	<u>-</u>			-	ĀG	AF A
			2	ļ		AF3	2
			$\geq$	<b>-</b>		AF.	9

	8	Д	Δ DES	jst	FUNCTION
			W		Word Coins Det
5 CF2 -	CF3 CT4. CF5		2 CW	2	Word Det
	CW2 -	- ICWI O	4	7	
			CL	4	Shift Left FF
	<del></del>		CP	5	" " Pulse 5
			CR	6	- Right FF
3)(21)	(8) (32) (21)	(7) <u>CW2</u> CR (21)	C <del>21</del> 6	j	In Generator   H
3), (22)	(9) (22) (22)	(7) CW2 CR (22)	~ / \		Cs
	GG CG CF CF.	CF2, CF3, CF4, CF5	5 CF	9	Follower
+	5	$CF_{i}$	4	1C	
	[CF. ]	$CF_1$	<u> </u>	_	
-+	++	CFs C		12	
-1, BF2 ←	BF3 BF4		2/2 BW	I	Word Det.
<del> </del> <del>-</del>	Birk -	- BWi,		14	
	<del>-</del> + ++		_ BL	15	Shift Left FF
-	·+ i+ ·		BP	16 -	" " Puise "
_+		(-)	BR	17	" Right FF m
3) (21)	(10), $(32)$ , $(21)$	$(7) 8 \frac{1}{2} BR (21)$			Bon Generator 1
3) (22)	(11) (32) (21)	(7) BW2, 8R, (22)	$\mu \wedge 1$		5s "
<b>→</b>	Br.G. B.G. BF BF,	← 8F2, BF3, BF4	74 BF	20	Follower"
-+-	8F2 -	8F, + + + + + + + + + + + + + + + + + + +	<u> </u>	22	
	BF2	$ \overline{\mathcal{BF}_{i}}$	2	23	11/12/1
7,AF2 ←	AF3	+	$2 AW$ $\Delta$	24	Word Det.
+	ÁW2, —	AWI		25	CI:PLI-A FE
+	·	·· · · · · · · · · · · · · · · · · · ·	AL	26	Shift Left FF
+			AP	27	
	(12).(32).	(7) Au AD	AG	28	" Right FF
	AF		3 3 AF	29	A Generator Follower
/+/7/C4	AF2	$AF_{i}$	A A	30	TOTONE.
+-1		$-\frac{A^{\prime\prime}}{AF_{\prime\prime}}$	Δ	31	
+	7051		\ <u>\</u>	32	
<u></u>			5-7	-65	JPL 1324 APR 63

		Α	В	С			FUNCTION	INH		D				
	+		XC .1	l			Delayed Xetr Code		XC	XF ₁ X	<u></u>			
	·	DE	ļ	↓		2	DIG. CORREL. OUT	1			<del>/ * + · · · ·</del>	<u> </u>		<del></del>
		XW	RCI-3	<b> </b>		3	" Word Det.	]	YW'z			<del></del> -	1	<u></u>
	Ŀ	1	RCI-4			4	Left Snift Cond	<b> </b>	XL	XWE	+	<del> </del>	1-	(23
	·	_ <u>I</u>	RCI-5			5	Bar		L	YW2 X	<u>L</u> .			<del></del>
	Ŀ	R_	RCI-4			6	Right	11	1	1.1		l	12	(23
	Ŀ	R	RCI-7			7	Bar	XF	l	·				XF
				L		8		1 12	ĺ .	XF2	<del></del>		I	T
		ļ	ļ			<u> </u>		<b>                                     </b>	XG	.(34)	<del></del> :	<del> </del>	<u>[ (/3 )</u>	133
	+		AUI - 20			10	Shift Gate Static	<b> </b>		<del></del>	) <del></del>		XF3	<u> </u>
	+		AUJH3				Man Shifting	] ]	Ì		<b>)</b>		XF3	
	+		AUT-14			12	" " Rat	(17)	(38)	Y	-	-	T	(18
	+		XC - 13			13	x Generator	1 1	ĺ	1 1	+ <del>/</del>		<del>  4</del>	
	+		BCJ - 14			14	C Comp. Follower	<b> </b>		+ <del>LB</del>	1) (38)	/	-	
	+		RCI - 15			15	<u>B</u> " "	(19)	(38)	<b></b>	<del>-</del> -1		<u> </u>	(20
	+		RC I - 16			16	A		R4	RB (	1) (38)		RC	BL
13806	+	<del></del>	174			<del>  7</del> 	Man. Shift Left	1		(23)				(24,
13 <i>8</i> 07	+		J7M	ļ		18	" Bar			(15) (2	·'/		1 .	114
	+		AUT-2			19	- Right		1	+(1 <b>5</b> )+12	4+		[	114
	+		AUII-3		Ţ	20	" Bar	XF2		-	+		QB	7
	}				-	21		QC	(35)	<b>.</b>			t_ <i>U</i>	<u>ac</u>
	<b> </b>				∤.	22		(10)	RC	, <b>X</b>	<u> </u>	( -	<b>∤</b> )	RI
			AUE- 39		+	23	p 3s		ac	DC			āc	_
	<u> </u>		RC1-24		+	24	p45	00	<u> </u>	17			Tar.	
	ļ —		RCI-25		+	26	p5=	100		+4-				DO
	-		RCI-26		+	27	pls	{	(1)	<del> </del>			<del> </del>	·
10.4	-	~	PU-27		-	28	p7s	<u> </u>		L	· 	<u> </u>		<b></b>
JB04	$\vdash$		NG-28	I.A	†-	29	Swift Left FFA	{			r — —			
J1805 J1806	-		N6-29	LB	+-	30	" · FFB Bar	<u> </u>		<del> </del>				<del></del>
11807	├		DG-30	RA	<u> </u>	31	" light FFA" " " FB Bar	<b> </b>	<b></b>	<del></del>	-+	<b></b>	<del> </del>	<del> </del>
Q180)			NG-31	RB	-	32	" " " " 78 BQF	<b>{                                    </b>	 	+	-+	<b> </b>	<del> </del>	<b></b>
	-	<del></del> -	RCI-32	<b></b>	+	33	\$			<del></del>			ļ	<del></del>
			R: 7-33	1	+	34	Sync.	11			1	1	{	
			XC - 34	<u> </u>	+	<del></del>	CLOCK BAR	1		<del>                                     </del>	7-			r
		<del></del>	145 61	<u> </u>	<b>†</b>	36	COURT DE	1		<del></del>	-+	<u> </u>		<del></del>
				<u> </u>	1	37		í 一	-	++-	<del>+</del>	<b>i</b>	<del> </del> -	<del>                                     </del>
			RCI-38	1	+	38	"31" Word Det.	1	<b> </b>	++		<b> </b>	<del> </del>	<del></del>
			- 20	<u> </u>	†	39	WI RIVID XXI	1 L_		<b></b>				+
				1	1	40		11		ı I"	•			•
	-						ئے ساتی جسم کی معالم	-	-					

XW	С				В		<del></del>	·		Д		Δ	DES	#	FUNCTION
XW	_				 <del> </del>				<u>-</u> 	<u> </u>	<b>.</b>	2/2	XW	1	Word Det
XL   3   Shift Left FF   XP   4   Palse   5   XF   XF   XF   XF   XF   XF   XF	$\Rightarrow$		XWZ		$\geq$			XW		$\supset$	<u>.</u>		1	2	
XF   XF   XF   XF   XF   XF   XF   XF	)			, 	; ;  <del> </del>				; 	'	T 1 — .		XL	3	Shift Left FF
XF   XF2   XF3   X   XW   XR   XG   6				- 	' ; 				· 	T 	I L	1 1	X,P	4	1 ' ~   1
	)			i 	· · ·		<u> </u>		: 	; 	· i		XR	5	
1			XF,	XF2	ĭ .XF₃,			R	XW	: : <i>XR</i> :	:		XG	6	1 2
					<del>-</del>		   				• :	3/3	XF	7	, i
XF2   XF1   A   9     (38)   (A   (38)   A   (38)   A   (48)   10   Left Shift FF's     (12) (38)   (A   (38)   A   (38)   A   (38)   RA   RB   12   Right Shift FF's     (12) (38)   (15) (25)   (14) (26)   QA   14     (15) (25)   (14) (26)   QB   15   Code Combiner     (27)   (16) (19) (27)   (16) (27)   (27)     (28)   RC   (38)   RC   RO   18   Normal Shifting   3     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)     (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)   (20)	5	-	XF2				-	XF,		5				8	
(38)   (A   (38)   (	51				5	-	-			5			Δ	9	
L   11   Condition	) (38)					- )	M -	-	LA	(38)		LA	T	10	Late Shiff FF's
Part	-			-	<del></del>					<del></del>				11	1 ' ' 1
(12)(39)	),(-8)	FA	⁽³⁸⁾		( -	- )	7		y a RA	.(38)		24	1	12	II
(15) (25) (4) (26) QA 14  (16) (14) (27) QB 15 Cade Combiner  QC 16  16  17 Reyn Code Combiner  Q 00 17 Reyn Code Combiner  Q 00 19 DG CORREZ  DE 0 DIA CASE COMBO  22  23  24  25  26  27  28  29  30  31					_	4	 		<u> </u>	+ <del></del>	j <b>"</b>		1	13	
(27)	)		(15)	(25)	<del></del>			(14)	(26)	<del>†</del>	<b>-</b>			14	
JPL-1   QC   16	1./27)							1777	— —	<del> </del>			! I	15	Code Continer
JPL-/	·+1=22+		(2)	-	ــ اباجيخا					<del></del>					Come Complifer
		-						JP	├ '८-/-	<del></del>		0		17	Paum C. La C. Laurt
DE   DE   CORREL.	> (34)	PF (	 '2₽)		+	<u>'</u>	<i>-</i>		RC	( 24)	· ʃ			18	
-	, , , ,		<b></b>		-					- -		170		··	
-	+ + +		—— <del>-</del>			- 7	_	- )		<del></del> -	7	DE	_	20	
22 23 24 25 26 27 28 29 30 31	_ + 1				<del>-</del>			4		<del> </del>		1	DG		
23 24 25 26 27 28 29 30 31	++				++	1				<del> </del>					
24 25 26 27 28 29 30 31 31	+	- 🕇			+			1		<del> </del>	-	-			
25 26 27 28 29 30 31 31	1			+	<del></del> +							- (	-		
26 27 28 29 30 31 31	++	1			+	{				<del>  </del>					
27 28 29 30 31 31	+-+		<u>+</u>	· <del>-</del> -+	+					<del>                                     </del>					
28 29 30 31 31	+	{-	+	+	+			<b>├</b> ── <del> </del>		<del>   </del>					
29 30 31 31 32	+	+	+		+					i <del>-</del>					
30 31 32	+		+		+			+		<b></b>					
31 32	++	-	+	+	+			+		<del></del>				$\overline{}$	
32	+		+	+	+					<del></del>					
personal and a second control of the second	+				+			+		<del> </del>		$\dashv$	<b></b> ,		
	<u>;</u>							<u> </u>				·	5.7	•	JPL 1324 APR 63

	<b>~</b> ,	Δ	В	С		<del>-</del>	FUNCTION	_		Δ	8		С		
	2	Z21		Ni	41	41		12801	F	II.	PU-47	N	G-1		
		T.22		NG	-42	42		_	•	IZ		"	 2	2	_
		Z23		ļ		43			•	I3		11	3	3	
	-	T24		NG-	44	44		1	Ŀ	TY		,,	4	4	1
	-	T25				45		]	Ŀ	15		"	5	5	1
	-	£26		Ni	46	46	<u> </u>	_	·	ZG		//	6	6	
		t27		RT-	3 .	47		1	•	£7	<b> </b>		7	7	
		128	·	RT-	4	48			Ŀ	TB	1	"	8	8	
12809		C29.	PU-49	26	49	•				T9		[ "	9	9	
J2810	1	£30	FU-50	106	-50	<del>-</del>		_]	Ŀ	ZIO	<b>_</b>	"	10	10	
J2820	- -	To.	PU-46	NG	- <b>5</b> ]	51			Ŀ	TI		"_	_11	11	
	-			<u> </u>		52		1	•	1/2	ļ		12	[12	
	$\vdash$			ļ		53		1	·	£13		"	13	13	
	} +					54			·	£14		11	14	14	
	-			ļ		55		1	Ŀ	£15	ļ	11	15	15	
				i		56		1	Ŀ	FY6	 <del> </del>	,	16	16	
	-					57		1	Ŀ	£17		11	17	17	<u> </u>
	-		· · —			58	<del> </del>	1	Ľ.	£18		<u> </u>	18	18	ļ
	$\vdash$					59		4	Ŀ	219		"	19	19	
	┝┷				_	60		į		T20		*	20	20	
	<del> </del>			Z21	ļ•	61		12401	} _		AU1-62		1.	21	ļ
	-			722		52		12A02	<b> </b>		AU2-63		1.	22	ļ
	<b>X</b> 1	-36		Z23	-	63		12H03			AUX-23		<b>  "</b>	23	
	-			T24	-	64 65		12A04			PU-65	ì	+-	24	
				T25		66		12A05	<del> </del>		AUI - 24		<b>┤•</b>	25	
	ļ	-38		Z26	•	67		12.A06	<u> </u>		AUI-26		1-	26	
	RT-			<i>T27</i>	1	68		2407			AUI-27		-	27	
12000			PU-69	£28	1	69		2A08			AUI-28		╀.┤	28	
	l .		AUI-40		7	70		2A09		- 7	AUI -29		╀╸┨	29	
J2A20			PU-64			71		2A10			AUI-30			30 31	
			7 2 7	AL C		72		12911.		T	AUZ-3/		╀┋┩	32	
J2C Z0			XC-40		+	73	"31" Wago Donouren	12A12		1	AUI - 32		╁╌╅	33	ļ
				<del></del>		74	ST WARD LANGETON	12A13 12A14		I	AUT-33			34	
						75		12A15		1	AUI-34		1 1	35	<del> </del>
						76		12A16		T	AUI-35		Y— T	36	<b>_</b>
						77		12A17	<b></b>	1	AUI-36			37	
						78		12A18		I	AUI-37 AUI-38		<b>├</b> ──	38	,   
					1	79		12A19			AUI-39			39	
						80		-717				L [] T 20	<b>+</b> —∔	·-	
·						5	7-65 JPL 1323 MPR 63				<del></del>	منع رہے	4	لت	

DRAWING 22: TIMER (TR)

FUNCTION	INH D	Ç	8
	(73)		
	II.		
	2.2		
	t3		
	t+	1	<del></del>
		<del></del>	
	75		
	£6.	+	, ! !
	<i>t7.</i>	<del></del>	
	<i>t8</i>		
	<i>t9</i>		
	tio		
	til		
	I12		
	<i>t</i> 13		
`	±14		
	£15		
	£16		
	1 ' '		
	177	<del></del>	<del></del>
	tie.		
	£19++++	<del></del>	
. —————————————————————————————————————	120+++		<del></del> +
	t21,	<del></del>	
	122	<b> </b>	
	tes		
	t24		
	125		
	7.26		
	127		
,	128		
-	122	1 1	
1	08 أ	† † † <u>† † †</u>	
		<b>††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††††-††††††††-†-†-†-†-</b> - <b>1-11111</b>	
	<u> </u>	<u> </u>	

A	Δ	DES	#	FUNCTION
		21	1	Clock Timing
	! <b>i</b>	12	2	
		19	? _	<u> </u>
		t4	4	,,
		£5	5	''
++++	1	+6	6	"
		<i>±7</i>	7	u u
<del></del>		LB.	_ 8 	"
<del></del>		<i>L</i> 9	9	
		ZJ0	10	
		T.II	11	и
		<i>[13</i>	12	"
+		to	13	"
		14	14	
		i <u>*</u> 25	5  6	· ·
		2:16	17	ti .
<del></del>		27/2	18	<u>"</u>
		2/8	19	"
			20	
<del></del>		2 ⁻ 20	21	N
		12/	2.2	,
		11/12	23	
		CES.	24	4
		125	25	,
		126	26	
		£27	27	
		125	28	4
	7	21	29	•
		tan	30	ч
	1	to	31	,
			32	
		5-7	- 65	JPL 1324 APR 63

	Α	8	<u> </u>			FUNCTION	-	A	ß	C		
Į	4-	TR-41			41	£21		+	TR - 1	-		-
Ī	+	TR-42	Ī		42	t 72		1	1R-2			
					43		]	+	7R - 2			
ı	+	TR-44	1		44	± 24	1					-
Ì		1 7 7 7 7			45			+	TR - 4	<del></del> -		-
Ì	+	TR-46	R7-	•	46	t 26	1	+	TR-5			╁
Ì		·			47		1	+	TR-6			Ļ
Ì			<b>†</b>		48		1	<del></del>	17R-7			ł
	+	TR-149	RT-	<u> </u>	49	± 29	1	+	7R-8			ł
ì	+	TR-50	- ,		50	± 30	1	+	78-9	05.		ł
Ì	+	TR-51	<del>  ``</del>		5i	to	1	+	TR-10	RT-1		ł
1		_ <u> </u>	<del>                                     </del>		52		1	+	TR -			ł
-	-+-		<del>                                     </del>		53		1	+	TR-12		_	ł
,	+	J7-E	1		54	Man St. Pt.	1	+	TR-13			ł
2	<u> </u>	17-F	<del></del>		55	Man Shifting - Bar	1	+	TR-14			ł
3		AUI-20	<del> </del>		56	CL.PLC A	1	+	TR-15			ł
<b>^</b>	<del></del>	1701-20	<del>                                     </del>		57	Shift Gate	1	+	TR-16			ł
ŀ			<b></b>		58		1	+	TR-17			ļ
ŀ	_		<del> </del>		59		-	+	TR-18			ļ
ł	میک د		<del> </del>		50	Opp Ter Pouse	1	+	TR-19			ł
ł			-	T	61	COPP TEST FOLSE	1	+	TR-20			ł
		J7-Z	DZ	-		Chak Das O°	Mcal		37 A		+	1
, İ		17a	DN	1.	63	Clock Dopp. 0°	14002		J7 B		+	ł
ľ		17 V	RZ	<del> </del>	64		14C03	-	PU -73		+	Ì
, }		J7U	RN	+-	65	RF Dipp. 0°	404		P11 - 74		+	٦
į		010	1~~	+	66	" " 90°	1405	<u> </u>	PU-75		+	1
ł			+	<del> </del>	67		14606		PU-76		+	
ı			<del>                                     </del>	+-	68		1					1
			<del>                                     </del>	+-	69		12804		RC II - 28		+	4
			+	+-	70		12805		RC I - 29		±	1
			<del> </del> -	+	71		12806		RC II - 30		+	1
			<del> </del> -		72		12807		RCII-31		+	1
		<del></del>	+	+	73		┥				-	_
1			+	+-	74	<u> </u>	-{	RT - 27	<b></b>	Σ ±	•	-
			<del> </del>	+	75		1	RT-28	<b></b>	ī.t	•	_
	}		+	+	76		1	RT-29	T	M	-	_
	<b>}</b>	<del></del>	┽	<del> </del>	77		-	RT-34	I .	NG	·	_
		<del></del>	+	+-	78		┨	RT-35	1	NGI	1.	_
	<del></del>		<del></del>	+-	79		1	RT-37	TR-66	<b> </b>	+	
		<del></del>	<del> </del>	+	80		-{	<b> </b>	ļ	<b></b> _	_	4
				1	100	5-7.65 JPL 1323 APR (	J	l	1	!	ı	ì

DRAWING 23: NUMBER GENERATOR (NG)

FUNCTION	INH		0				(	C				Į.	3		
<u> </u>						± 24	<u> </u>	. <del>L</del> 21	 .£20	4:	 t/8	±.7	± 15	<u>7/3</u>	
<u>±2</u>		·	<del></del>	<del> </del>		i -	±10		i	-\$		± 3		to	
		· <del></del>	<del></del>	<del>-</del>			t20				(	t 8			
<del>154</del>		<del>+</del> -	<del>+</del>	+	*					-	·				-
t5 t6 t7	1	<del></del> -	<del>-</del>		-		£19			-	ı	+ <u>t6</u>			
±7		+	+	•		•	120				!	£14			- 
t8	<b>-</b>	+	+	<b>-</b>	-		<u> </u>		·		l ——	<u> </u>	' <del></del> -		
<u>±9</u>	<b>}</b>	-+	<del>-</del>		-		±19	·	· - — i	77	l ——	£15			-
±10			<del></del>	+		I — .	t/5	·	' ——	<b>→→</b>	<i>t./</i>	<u>+ <del>7</del> </u>	£7	<u>t6</u>	-
t!			<del></del>	<b>—</b> —	*		1.79			<b>♦</b>	tio	£9.	£8	<i>t</i> 3	
t/2 t/3			<u>-</u>	<b>+</b>	-	£30	±12	tlo	16	+	±3	$t\overline{2}$	to		
t/4			<del></del>		-		t29			<b>♦</b> >	±/3	<u>t7</u>	£6	t2	•
t15			<u> </u>		->	,	±/2			↔	$\overline{t7}$	±6	$\bar{t5}$	$\overline{t3}$	4
<u>t15</u>	- M	na (21)				Maß	(21)					(22)			
<u>±17</u> ±18	I	(23)	7			Ān	٠				F	(25)			
±/8	i I	s (23)	T	-		As					l	(25)			
<u>t19</u> t20	I	$\frac{3}{2}$ (26)	1					·	<del> </del>						
Nacmar Coat	1	<u>71 ,   76 /</u>	<u>, 1211</u> —	· i		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		<del></del>		<u> </u>	Z\$_	(22)	<del>(</del>		-
" Bar		<del>_</del> + <u>_</u>	5			t29	<u>ای</u>	-	<del> </del>		=	<b>-</b>	<del>-</del>		<u> </u>
р 3		6,	<del></del> -			( )			<b>-</b>		$\overline{\Sigma}_{l}$				_
P4		LS	<del> </del>	£26		(23)	(29)		T	<u> </u>		<del></del>	_ 		
p 5		<u> </u>	<del>+</del> ~	t26			(3/)	(54)	t26		5	(56)	1	£26	
PÉ	+ 5	$\frac{1}{2} + \sum_{i}$	Σ±	<u>i</u> S	<u> </u>	Σ	$\Sigma_{I}$	LS	<b></b>	<u> </u>	Σ	<u>\</u>	<u>LS.</u>		_
Shift Left FFA		,	<b>+</b>	<b>├</b>	 	_	<b></b>	<b></b>	<b>+</b>	L .		· 	·		
FF8 Bar			· 				<b></b>	· ·				·	·		
Shift Right FFA		ı		•		[ !	1	1		Ì		,			ļ
FF3 Bar													<del>-</del>		
	(/	(D) —						<del></del>	<del></del>						
Chin No + Gate		NDF	-		_		דת	האת האת	, P !	DΝ	D7	DPI	<del></del>		
" " Bar	7	N DP	}	<del></del>	-					RN			-		
Mod No Bur No 72 Gen (!) Bar	VAX X	IV DP		<b></b> 4	<b>.</b>	/	72	/\(\frac{1}{2}\)	7	<u> </u>	KE	דיע	<u> </u>		<b> </b>
- (1) Δ1			<del> </del>	•		<del> </del>	<b></b> -	<del></del>	<del> </del>	<b>-</b>		<del>  </del>	·•		
t 26	-	+	+	<b>-</b>			<del> </del>		+	ļ		<b></b>			
		-+	<b></b>			ļ	<b>+</b>	·	<del></del>	 		÷	<u> </u>		-
					L	<u> </u>				<u> </u>				w	<u>L</u>

Δ	Δ	DES	#	FUNCTION
		Had	-	Aberry Com Had No (1)
<u> </u>		Map	2	
$- \overline{t5} \overline{t3} \overline{t1} \overline{t0}$		122	3	Maria Care X Chay No (1)
		An	4	, , A 1. 11 (1)
		Br	5	" # B , , (1)
		Ens	6	
· [ + + + + + + + + + + + + + + + + + +		ිත	7	" " C " (1)
$-\left \overline{t2}\right \overline{t2}$		Ms	8	Smot Code Hed No. (1)
$-\frac{1}{t}$		Xs	9	Short Code X Chan Ale (1)
		As	10	" A" " (1)
- t1 to		<i>.</i> }}s	1	" " B " "
- t1 to		C ₅	12	C (1)
		М	13	Mod No Collector
B, £ (25)		Σn	14	Norm Chin No Selan
$C_{s}$ (26)		Σ5	15	Short " " "
	1	Σ_	16	Chin No Collector
	0/	NG	7	No 72 Generator (1)
$\Sigma_{i}$		Δ	18	
		LS	13	Left Shift
		RS	20	Right Shift
Σ RS		Σ±	2	Chir, No I Gate
			22	
	) 1		23	
,			24	
			25	
		DP	26	Doppler Test Pulse
+ JON DZ DP)	Ŋź	DN	27	Cl Dopp Simulator
+ (RN RZ DP)	RZ	RN	28	RF: "
			29	
			30	
			3	
<del></del>			32	
		5	- 7-6	5 JPL 1374 APR 63

	A	8	C			FUNCTION	IMH			D			
	+	NG-10				<del>110</del>		24	<del></del> :		Tio		(21) DS
	+	NG-116	1		2	£26		1		<del></del>	-		i
	+	TR-47			3	£27	]	₽B	<b></b>	•	T26		<del>2</del> 4
	+	TR-48			4	728	]	NA	4	<del>+</del>	Tio		(22). 25
	+	26-49			5	Ŧ29	11_	NB	<b></b>	<b>.</b>	126		NA
			ļ		6		£ 26	2A	28	N5			ZA ZB
			ļ		7		1 E	[		. VB			3A . Z8
		<b></b>	↓		8		1 12.20	1			<del></del>		
		<del> </del>			9	ļ	<b>∮├</b> ─	Ì	AP		• -	_	FA AP
		<del> </del>	<del> </del>		10		┨┠	i	, FA	.AP_			FB FA
		ļ	<del> </del>		111		SF	AD	<b>.</b>	•	£22		AP .
	<b></b>				12		5F	SU			727		5P.
	<b> </b>	-}	<del> </del>		14		1	10	(40)	•			7A 7B
	<b> </b>	+	<del> </del>		15		1		•	<del>;</del>	~i		·
	<b>}</b>		<del> </del>		15		1	52	•	<del></del>	£24		LO ZA
		<del> </del>			17		1 V	I	(25)	) 			AD (25)
		†			18		05	<del> </del>	T28)				- 105
		T	1		19		10	25	37	<del></del>	<i>#</i> 27		DS (34)
					20		11	cc,	$\subset$	_			$\overline{\nu}_{i}$
J4 A03				1+	21	CL DOPPLES 00		1	AD	٠			D± N
J4 A04				+	22			i	•				
14AU5			ļ	+	23	RF 11 0°	1 1	ř .		<u>cc</u>			(28).01
J4A06			ļ	+	<b>↓</b>	· · · 90 ·	(40)	(28)	DL	CC	X27		(27), PL
J2C07	L	PU-37		+		p7		CA	PC	DI			CA DC
	17R-34		35	<del> </del>	36	SELECTOR SET BAR	1	1	•	₽±			CA TC
	<b></b>	. W6-33	1	+	27	CHIN NO. + GATE	(40)	;	'	MÍ			DA MC
		NG-34	1	+	20	" " " BAR		í	•				
		145-15	1	+	29	MOD AX ZAR	THO)		/Z'C_	M±	1.49		DA MC
	RR-30	<del> </del>	MA	-		MOD NO ADDER (RANGE)	}	MA	-				
	RR-IL	<u> </u>	<u> </u>	-	31	" " BAR (AMES)			+				<del>-</del>
	RR-32	·	25	+-	77	RF DOPP. SELECT BAR	$\  \ _{\perp}$	ND	<b>.</b>		227		DL IP
	RR-33	1:6.71	05	• الحدا	34	RF DOPP STORT	1	DL	(29)			1	DLG
	<b></b>	LG-36	•	+	35	NO. 72 GOVEAR	1		<del>                                     </del>	· )	<u> </u>	- 1	
		16-37	Ī	+	36	10 72 COURSE DOT.		5,4	<del></del>	<del></del>	£28		G 5M
		NG-38		+	37	T23	1 }	(29)	<del>لسر ا</del>				
	F	TK-67		+	70	£27	1	 	+	<u>ب</u>			ND, C
	RR-24	TR- 48		+		t28		HD.	HD	ME.	514		MD HD.
12002		PU-30		•	40	SYNC. BAR			1				
-	•												

<u>C</u>	В	A	۵	DES	#	FUNCTION
. t23	(23) D5 T2			ΞA		Doppler_
				<i>B_</i> [	2_	o°
	(24),05, 223		_	NA	3	Doposer
226				NB	4	30°
NB DS	78 NA NB DS	ZB NA NB DS		AP	5	AND PULSE
NB DS	B. NA UB DS	ZB UA NB DS		5,0	6	SURTRACT PULSE
·	FA SP			FA	7	SIUIDER A
SP.	FB FA AP	FB FA SP		FB	8	DIVIDER B
DS	AP FA FB DS			AD	9	ADE SIGNAL
DS	SP FA FB 75			รบ_	10	SUBTRACT SIGNAL
+ #26		<u></u> +		<u> </u>		LOCK OUT
ZB NB	T26			S <b>Z</b>	12	SUBTRACT"2"
. I27	SU (25)			05	13	R.F. DORACE SOLOT
	F TES	+ ]05 35 728)	55	5 F	14	SELECTOR FF
SE	DS (35) SZ	DS 52 (34)	//	N	!5	NUMBER CATE
$\supset$		$\nu_{i}$		Δ	16	
. <i>5U</i>	TV Ni, SU	DE N TO, SU		D±	17	PRENCE + GATE
	(28), DL CC	(27) DL CC		CA	18	CHIN NO APPER
CC EZT	(27) . RL			СC	19	CHIW. Ab. CARRY
Dz.	CA DC DE	CA DC DE		DA	20	Depose No. ADDER
Dt T25	CA DC TES	·		DC	2!	DODDICE NO. CARRY
MI	DA MC ME	DA HK HE		4.4	22	MOD. NO. AGOST
M± ZZ	DA MC FZ9	_		MC	23	MOD NO CARRY
		(28)			24	L RANGE TALLY
				DL	25	DORY LINE
5h 727			%	ND	26	NEG. DETECTOR
, <u>728</u>	(29) G TZB			G	2-	CONTRATOR CONTRATOR
ND 128	- NA	CC, Tao		514	28	SLETTERCT "M" GATE
		<u> </u>	1/1	MD	29	HOD NO DEZ & AN(!)
>	MP.	MD O		Δ	30	
SM	MO ME SM	MD NO		M±	3	MOD NO I GATE
					32	
			.5	7-6	.5	JPL 1324 APR (13

DUTE	UT RELAYS	LABLE A	· · · - — _	OUT PUT	RELAYS	CABLE .	3
				<del></del>		<del></del>	<del></del> -
	POTA BIT	28	IND+	_ 01	DATA BIT	10	KH1
. 10	• •	t,	KD4	10	ļ " ()	at .	KH1
02		23	KD3	02	i /	9	KJ4
20	<del>- +</del> "	i "	KD3	20	- t	4	KU4
_ 03	, ° a	27	KDZ	0.3	i. u	, <b>8</b>	1413
30	in •	~	KDZ	3.s	, , , , , , , , , , , , , , , , , , , ,	1 1	KJ3
04		26	KDI	0+	$\frac{1}{4}n$ $n$	2	KJ2
40			KDI	404	- Jr	, h	KU2
05	= - <del>  M</del> -	725	KEL	05	- t.	<i>i</i>	. KJI.
50		"	KE 1	50	7 4	1 11	KJL
96		24	KE3	06	L 10	5	KK4
60	ti 🐧		KES	60	ļ,,	u	KK4
<i>U9</i>	t. •	25	KE2	09	lu v	4	KK3
90	St Me		KEZ	90	4 11		KK3
12	11 4	22	KEI	/2	. 11	3	KK2
21			KEL	2/	a ,	,	KK2
15	м '	21	KF4	15		2	KKI
51	a ·	u	KF4	51	1. U	† <del></del>	- KKI
23	и	20	KF3	23	u H	† <del></del>	K44
32	10		KF3	3 2	11 W	11	K44
24		19	KFZ	24		0	KL3
42	y W	ļi i	KF2	42	• 4		k.43
25	μ 5	15	KF1	25	DATE 600D	.2=	K4-2
52	u M	,	IKFI_	52	in in	1,	KLZ
26	μ •	17	KG4	26		B.T	KLI
6 Z	R ·	В	KG#	62	OD EVEN	1	KLI
29	<i> </i>	16	KG3	29		<del>''</del>	
92		11	KG3	92		<u> </u>	
35	k 4	15	KOZ	2 <u>Z</u>			
53	μ 4		K62	<u> </u>			
45	,, ,	15.	KG/			ļ	
54	μ		KG	45	<del></del>	<del> </del>	
56		بى	KH4	54			
65	μ, ,	<u> </u>	KHY	52		<del></del>	
5.9	11 .	12	KH3	65		<del> </del>	
95		·	KH3	52			
79	,,	<del></del>	ļ	95			
97		<i>''</i>	KHZ -	79	<del></del>		
- 21	<b></b>	5-7-	KH2	92			
i	l i	1	E	1	į į	0.7	7.65

DRAWING 25: READ OUT REGISTER (RR)

Α	В	С	FUNCTION	INH		٥				(	<u>.                                    </u>	
+	NG -50	I	<u>† 30</u>									
		2			DC.		•		$\overline{PG}$			<del></del> -
		3		-		<u></u> 80					<b>⊢</b> -	<u> </u>
		4		<u> </u>	OF.		•		OF	•		±30
	<b>_</b>	5		· · · · · ·	i i	PG 🔻		<b>y</b>	ZF	<b>-</b>	•	£30
	<del></del>	6		(31)		FG				(30)		
<b>-</b>		7 8		28	ŌF	I FG			)	28	ĪF.	. ]
	<del>                                     </del>	9		26	ŌF	PG PG		-	- )	26	ZF ZF	
-		10		24	ŌF	779		_	_ )	24	ZF	
	<del> </del>			22	ō.=	76	<b>9</b>			22	7.5	
		12		17 -		<b>→</b>	·{			==	; <u>*                                   </u>	- 1
		13		20	ŌF —	- · <b>♦</b> 🚾	🕻	}	$\vdash \langle$	<u>Z0</u>	ZF ZF	<del>-</del>
		14		18	ŌF .	→ PG			{	18	ZF.	+- <b>4</b>
		15		16	OF	A PG	+·		}	22 20 18 16 14	ZF_	L ⊿
		16		14	ŌF	₹ <del>76</del> <del>76</del> <del>76</del> <del>76</del>	)		$\lfloor - \rfloor$	14	ZF ZF	
<b>-</b>	-	17		/2	ŌF	PG	)	( -	- )	12	ZF	, l
<del>                                     </del>	+	18		10	ŌF.	PG		-	- )	<b>S</b> P - '	ZF	·
		20		8	ŌF.	7 76	$- \langle$		1	10 10 16 14	ĪF.	- 1
		21			1 [	FG FG	<b>-</b>		-	-	ZF	1
		22		6	ŌF —		<del>-</del> 4			=	= -	<b></b>
	+	23		4	ŌF +	PG	• •	<b>}</b>	-	4	₹F	
	RT-39	+ 24	<u>† 28</u>	2 0	ŌF	PG	•			2		
	TR -69	+ 25	t 29	0	ŌF	Y FG	, )			0	ZF	\ \
	TR-70	+ 26	±30			'	,					
		27					•			<b></b> -	•	
		28		-	<b>†</b> +	<del>-</del>	1		<b>†</b>	+	•	<b>}</b>
		29	Range		<del>                                     </del>		•			<del> </del> =	i ——	<del> </del>
	RT-30	+ 30	Mod No Adder (No.	<b> </b>	+	<del></del>	+	<del> </del>		(	+	<b></b>
	<u>27-31</u>	- + 3	Mad No Adder (Range)  " "Bar (Re Mar)  RF Dopp Select Bar  RF Papa Select		<del> </del> +	(29	28 24	27	26		+	<b>↓</b> ·—- ·
<u> </u>	RT- 32	+ 32	At Hopp Salect Bac			25	24				<b>.</b>	<b></b>
}	RT-33	+ 34	SELECTOR SET BAR			(27	20	19	18	)	· 	<b>.</b>
·	RT-26	35	JELESTON DET CAR		•	(77	•	15		}	1	. —
· — —	<del>                                     </del>	36			1	73	<b>+</b>	77	70	)	<del></del>	<b>+</b> ——
		37			j•	1/		7	6	<b>,</b>	•	+
<u> </u>		38			<del> </del>	7-	<del>B</del>		<del>                                     </del>	<del></del>	<del></del>	<b></b>
		39		<b> </b>			•	3	2	-	<b>-</b>	+
		40				(7	0	E	F			

8				£	1		Δ	DES	#	FUNCTION
				<del> ,</del>				RO		Readout Command
		_		<b>-</b> -			-	PG	2	Priming Gale
OF	t 29		(32)	_ +				OF		One's Filler
ZF.	, t29	·	(32)	· •				ZF	4	Zero's Filler
29 ZF	-	PG		29	OF.	(	29	28	5	Most Sig Bit (29)
27 ZF	( - )	$(\widehat{\mathcal{R}_{\mathcal{G}}})$		27	OF.	)	27	26	-6	Next " " (28)
25 ZF	- -	FG		25	ŌF.		25	24	7	
23 ZF		76		[23]	OF.		23	22	. 8	- · · ·
$\overline{21}$ $\overline{zF}$		[FG]		2 <u>i</u> .	OF.		2/	20	9	
19 ZF	_	(FG		19	ŌF.	Ž	/3	/8_	10	
17 ZF	-	死		[17]	DF.	Ž	17	16	11	
15 ZF	; - }- +-	PG	}	15	ŌF ,		15	14	12	
13 ZF		$\left[\widetilde{\mathcal{P}_{G}}\right]$		13	OF	_ )	!3	12	i 3	
$\overline{II}$ $\overline{ZF}$	( - )	126126		[ [	ŌF		//	10	14	
9 7	(-)	FG		9	ŌF		9_	8	15	
		PG		7	OF +	. )	7	6	16	
7 ZF 5 ZF 3 ZF		PG		5	OF		5	4	17	
$\overline{3}$ $\overline{ZF}$	——————————————————————————————————————	丽		3	ŌF	j	3	2	18	
7 35	<u> </u>	$\overline{p_G}$		1	$\overline{o}_F$	Š	1	0	19	Least Sig. Bit
(33)(34) Tzs	(	-		(33)	(34)	T28)	E	F	20	Data Bad mo ever
	F\$— -∤ - ¶			,	, <del>- †</del>				21	
	•		-	<b>+</b> -−	·				22	
				∮	i†		İ		23	
+	4 =		-	+	•				24	-
4	3		2	+	<del>  +</del>	_		KD	25	SYSTEM OUTPUTS
4	, .3		2	<del> </del>	++	· - /		KE	26	11 //
4	- <del>-</del>		2	+	<del> </del> +		1	KF	5.7	n "
4	∤≃ <u></u> -	<b> </b>	2	+	<del> </del> <del> </del>	·	<b>†</b>	KG	8ء	u y
4	+ <del></del> +	1	3	+	<del>                                     </del>	·· <u>'</u>	<b>†</b>	KH	29	u 1)
	- — <del></del> -	<del>                                     </del>	1	+	+	. 1. 1		KJ	30	n h
4	<del>ک</del>	<b>†</b>	2	<del>+</del>	<del> </del>	·- <del>'</del>	<b>†</b>	KK	31	
4+	ب ب <u>جي</u> ج	-	2	•	<b>ب</b> - ا	, / ,	<b>†</b> ·	KL	32	
7	<u> </u>	<u></u>	12						7-6	JPL 1324 4PR 6.